You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 
 
 
 

59 lines
2.0 KiB

  1. # SPDX-License-Identifier: GPL-2.0-or-later
  2. # This is an B-L475E-IOT01A Discovery kit for IoT node with a single STM32L475VGT6 chip.
  3. # http://www.st.com/en/evaluation-tools/b-l475e-iot01a.html
  4. # This is for using the onboard STLINK
  5. source [find interface/stlink.cfg]
  6. transport select hla_swd
  7. # increase working area to 96KB
  8. set WORKAREASIZE 0x18000
  9. # enable stmqspi
  10. set QUADSPI 1
  11. source [find target/stm32l4x.cfg]
  12. # QUADSPI initialization
  13. proc qspi_init { } {
  14. global a
  15. mmw 0x4002104C 0x000001FF 0 ;# RCC_AHB2ENR |= GPIOAEN-GPIOIEN (enable clocks)
  16. mmw 0x40021050 0x00000100 0 ;# RCC_AHB3ENR |= QSPIEN (enable clock)
  17. sleep 1 ;# Wait for clock startup
  18. # PE11: NCS, PE10: CLK, PE15: BK1_IO3, PE14: BK1_IO2, PE13: BK1_IO1, PE12: BK1_IO0
  19. # PE15:AF10:V, PE14:AF10:V, PE13:AF10:V, PE12:AF10:V, PE11:AF10:V, PE10:AF10:V
  20. # Port E: PE15:AF10:V, PE14:AF10:V, PE13:AF10:V, PE12:AF10:V, PE11:AF10:V, PE10:AF10:V
  21. mmw 0x48001000 0xAAA00000 0x55500000 ;# MODER
  22. mmw 0x48001008 0xFFF00000 0x00000000 ;# OSPEEDR
  23. mmw 0x48001024 0xAAAAAA00 0x55555500 ;# AFRH
  24. mww 0xA0001030 0x00001000 ;# QUADSPI_LPTR: deactivate CS after 4096 clocks when FIFO is full
  25. mww 0xA0001000 0x01500008 ;# QUADSPI_CR: PRESCALER=1, APMS=1, FTHRES=0, FSEL=0, DFM=0, SSHIFT=0, TCEN=1
  26. mww 0xA0001004 0x00160100 ;# QUADSPI_DCR: FSIZE=0x16, CSHT=0x01, CKMODE=0
  27. mmw 0xA0001000 0x00000001 0 ;# QUADSPI_CR: EN=1
  28. # memory-mapped read mode with 3-byte addresses
  29. mww 0xA0001014 0x0D002503 ;# QUADSPI_CCR: FMODE=0x3, DMODE=0x1, DCYC=0x0, ADSIZE=0x2, ADMODE=0x1, IMODE=0x1, INSTR=READ
  30. }
  31. $_TARGETNAME configure -event reset-init {
  32. mmw 0x40022000 0x00000004 0x00000003 ;# 4 WS for 72 MHz HCLK
  33. sleep 1
  34. mmw 0x40021000 0x00000100 0x00000000 ;# HSI on
  35. mww 0x4002100C 0x01002432 ;# 72 MHz: PLLREN=1, PLLM=4, PLLN=36, PLLR=2, HSI
  36. mww 0x40021008 0x00008001 ;# always HSI, APB1: /1, APB2: /1
  37. mmw 0x40021000 0x01000000 0x00000000 ;# PLL on
  38. sleep 1
  39. mmw 0x40021008 0x00000003 0x00000000 ;# switch to PLL
  40. sleep 1
  41. adapter speed 4000
  42. qspi_init
  43. }