You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 
 
 
 

84 lines
2.4 KiB

  1. #
  2. # script for Atmel SAMD, SAMR, SAML or SAMC, a Cortex-M0 chip
  3. #
  4. #
  5. # samdXX devices only support SWD transports.
  6. #
  7. source [find target/swj-dp.tcl]
  8. if { [info exists CHIPNAME] } {
  9. set _CHIPNAME $CHIPNAME
  10. } else {
  11. set _CHIPNAME at91samd
  12. }
  13. if { [info exists ENDIAN] } {
  14. set _ENDIAN $ENDIAN
  15. } else {
  16. set _ENDIAN little
  17. }
  18. # Work-area is a space in RAM used for flash programming
  19. # By default use 2kB
  20. if { [info exists WORKAREASIZE] } {
  21. set _WORKAREASIZE $WORKAREASIZE
  22. } else {
  23. set _WORKAREASIZE 0x800
  24. }
  25. if { [info exists CPUTAPID] } {
  26. set _CPUTAPID $CPUTAPID
  27. } else {
  28. set _CPUTAPID 0x4ba00477
  29. }
  30. swj_newdap $_CHIPNAME cpu -irlen 4 -expected-id $_CPUTAPID
  31. dap create $_CHIPNAME.dap -chain-position $_CHIPNAME.cpu
  32. set _TARGETNAME $_CHIPNAME.cpu
  33. target create $_TARGETNAME cortex_m -endian $_ENDIAN -dap $_CHIPNAME.dap
  34. $_TARGETNAME configure -work-area-phys 0x20000000 -work-area-size $_WORKAREASIZE -work-area-backup 0
  35. # SAMD DSU will hold the CPU in reset if TCK is low when RESET_N
  36. # deasserts (see datasheet Atmel-42181E–SAM-D21_Datasheet–02/2015, section 12.6.2)
  37. #
  38. # dsu_reset_deassert configures whether we want to run or halt out of reset,
  39. # then instruct the DSU to let us out of reset.
  40. $_TARGETNAME configure -event reset-deassert-post {
  41. at91samd dsu_reset_deassert
  42. }
  43. # SRST (wired to RESET_N) resets debug circuitry
  44. # srst_pulls_trst is not configured here to avoid an error raised in reset halt
  45. reset_config srst_gates_jtag
  46. # Do not use a reset button with other SWD adapter than Atmel's EDBG.
  47. # DSU usually locks MCU in reset state until you issue a reset command
  48. # in OpenOCD.
  49. # SAMD runs at SYSCLK = 1 MHz divided from RC oscillator after reset.
  50. # Other members of family usually use SYSCLK = 4 MHz after reset.
  51. # Datasheet does not specify SYSCLK to SWD clock ratio.
  52. # Usually used SYSCLK/6 is slow, testing shows that debugging can
  53. # work @ SYSCLK/2 but your mileage may vary.
  54. # This limit is most probably imposed by incorrectly handled SWD WAIT
  55. # on some SWD adapters.
  56. adapter speed 400
  57. # Atmel's EDBG (on-board cmsis-dap adapter of Xplained kits) works
  58. # without problem at maximal clock speed. Atmel recommends
  59. # adapter speed less than 10 * CPU clock.
  60. # adapter speed 5000
  61. if {![using_hla]} {
  62. # if srst is not fitted use SYSRESETREQ to
  63. # perform a soft reset
  64. cortex_m reset_config sysresetreq
  65. }
  66. set _FLASHNAME $_CHIPNAME.flash
  67. flash bank $_FLASHNAME at91samd 0x00000000 0 1 1 $_TARGETNAME