You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 
 
 
 

317 lines
11 KiB

  1. #-------------------------------------------------------------------------
  2. # Mini2440 Samsung s3c2440A Processor with 64MB DRAM, 64MB NAND, 2 MB N0R
  3. # NOTE: Configured for NAND boot (switch S2 in NANDBOOT)
  4. # 64 MB NAND (Samsung K9D1208V0M)
  5. # B Findlay 08/09
  6. #
  7. # ----------- Important notes to help you on your way ----------
  8. # README:
  9. # NOR/NAND Boot Switch - I have not read the vivi source, but from
  10. # what I could tell from reading the registers it appears that vivi
  11. # loads itself into DRAM and then flips NFCONT (0x4E000004) bits
  12. # Mode (bit 0 = 1), and REG_nCE (bit 1 = 0) which maps the NAND
  13. # FLASH at the bottom 64MB of memory. This essentially takes the
  14. # NOR Flash out of the circuit so you can't trash it.
  15. #
  16. # I adapted the samsung_s3c2440.cfg file which is why I did not
  17. # include "source [find target/samsung_s3c2440.cfg]". I believe
  18. # the -work-area-phys 0x200000 is incorrect, but also had to pad
  19. # some additional resets. I didn't modify it as if it is working
  20. # for someone, the work-area-phys is not used by most.
  21. #
  22. # JTAG ADAPTER SPECIFIC
  23. # IMPORTANT! Any JTAG device that uses ADAPTIVE CLOCKING will likely
  24. # FAIL as the pin RTCK on the mini2440 10 pin JTAG Conn doesn't exist.
  25. # This is Pin 11 (RTCK) on 20 pin JTAG connector. Therefore it is
  26. # necessary to FORCE setting the clock. Normally this should be configured
  27. # in the openocd.cfg file, but was placed here as it can be a tough
  28. # problem to figure out. THIS MAY NOT FIX YOUR PROBLEM.. I modified
  29. # the openOCD driver jlink.c and posted it here. It may eventually end
  30. # up changed in openOCD, but its a hack in the driver and really should
  31. # be in the jtag layer (core.c me thinks), but haven't done it yet. My
  32. # hack for jlink.c may be found here.
  33. #
  34. # http://forum.sparkfun.com/viewtopic.php?t=16763&sid=946e65abdd3bab39cc7d90dee33ff135
  35. #
  36. # Note: Also if you have a USB JTAG, you will need the USB library installed
  37. # on your system "libusb-dev" or the make of openocd will fail. I *think*
  38. # it's apt-get install libusb-dev. When I made my config I only included
  39. # --enable-jlink and --enable-usbdevs
  40. #
  41. # I HAVE NOT Tested this throughly, so there could still be problems.
  42. # But it should get you way ahead of the game from where I started.
  43. # If you find problems (and fixes) please post them to
  44. # openocd-development@lists.berlios.de and join the developers and
  45. # check in fixes to this and anything else you find. I do not
  46. # provide support, but if you ask really nice and I see anything
  47. # obvious I will tell you.. mostly just dig, fix, and submit to openocd.
  48. #
  49. # best! brfindla@yahoo.com Nashua, NH USA
  50. #
  51. # Recommended resources:
  52. # - first two are the best Mini2440 resources anywhere
  53. # - maintained by buserror... thanks guy!
  54. #
  55. # http://bliterness.blogspot.com/
  56. # http://code.google.com/p/mini2440/
  57. #
  58. # others....
  59. #
  60. # http://forum.sparkfun.com/viewforum.php?f=18
  61. # http://labs.kernelconcepts.de/Publications/Micro24401/
  62. # http://www.friendlyarm.net/home
  63. # http://www.amontec.com/jtag_pinout.shtml
  64. #
  65. #-------------------------------------------------------------------------
  66. #
  67. #
  68. # Your openocd.cfg file should contain:
  69. # source [find interface/<yourjtag>.cfg]
  70. # source [find board/mini2440.cfg]
  71. #
  72. #
  73. #
  74. #-------------------------------------------------------------------------
  75. # Target configuration for the Samsung 2440 system on chip
  76. # Tested on a S3C2440 Evaluation board by keesj
  77. # Processor : ARM920Tid(wb) rev 0 (v4l)
  78. # Info: JTAG tap: s3c2440.cpu tap/device found: 0x0032409d
  79. # (Manufacturer: 0x04e, Part: 0x0324, Version: 0x0)
  80. #-------------------------------------------------------------------------
  81. if { [info exists CHIPNAME] } {
  82. set _CHIPNAME $CHIPNAME
  83. } else {
  84. set _CHIPNAME s3c2440
  85. }
  86. if { [info exists ENDIAN] } {
  87. set _ENDIAN $ENDIAN
  88. } else {
  89. # this defaults to a bigendian
  90. set _ENDIAN little
  91. }
  92. if { [info exists CPUTAPID ] } {
  93. set _CPUTAPID $CPUTAPID
  94. } else {
  95. # force an error till we get a good number
  96. set _CPUTAPID 0x0032409d
  97. }
  98. #jtag scan chain
  99. jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0x0f -expected-id $_CPUTAPID
  100. set _TARGETNAME [format "%s.cpu" $_CHIPNAME]
  101. target create $_TARGETNAME arm920t -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm920t
  102. $_TARGETNAME configure -work-area-virt 0 -work-area-phys 0x40000000 -work-area-size 0x4000 -work-area-backup 1
  103. #reset configuration
  104. jtag_nsrst_delay 100
  105. jtag_ntrst_delay 100
  106. reset_config trst_and_srst
  107. #-------------------------------------------------------------------------
  108. # JTAG ADAPTER SPECIFIC
  109. # IMPORTANT! See README at top of this file.
  110. #-------------------------------------------------------------------------
  111. jtag_khz 12000
  112. jtag interface
  113. #-------------------------------------------------------------------------
  114. # GDB Setup
  115. #-------------------------------------------------------------------------
  116. gdb_breakpoint_override hard
  117. #------------------------------------------------
  118. # ARM SPECIFIC
  119. #------------------------------------------------
  120. targets
  121. # arm7_9 dcc_downloads enable
  122. # arm7_9 fast_memory_access enable
  123. nand device s3c2440 0
  124. jtag_nsrst_delay 100
  125. jtag_ntrst_delay 100
  126. reset_config trst_and_srst
  127. init
  128. echo " "
  129. echo "-------------------------------------------"
  130. echo "--- login with - telnet localhost 4444 ---"
  131. echo "--- then type help_2440 ---"
  132. echo "-------------------------------------------"
  133. echo " "
  134. #------------------------------------------------
  135. # Processor Initialialization
  136. # Note: Processor writes can only occur when
  137. # the state is in SYSTEM. When you call init_2440
  138. # one of the first lines will tell you what state
  139. # you are in. If a linux image is booting
  140. # when you run this, it will not work
  141. # a vivi boot loader will run with this just
  142. # fine. The reg values were obtained by a combination
  143. # of figuring them out fromt the manual, and looking
  144. # at post vivi values with the debugger. Don't
  145. # place too much faith in them, but seem to work.
  146. #------------------------------------------------
  147. proc init_2440 { } {
  148. halt
  149. s3c2440.cpu curstate
  150. #-----------------------------------------------
  151. # Set Processor Clocks - mini2440 xtal=12mHz
  152. # we set main clock for 405mHZ
  153. # we set the USB Clock for 48mHz
  154. # OM2 OM3 pulled to ground so main clock and
  155. # usb clock are off 12mHz xtal
  156. #-----------------------------------------------
  157. mww phys 0x4C000014 0x00000005 # Clock Divider control Reg
  158. mww phys 0x4C000000 0xFFFFFFFF # LOCKTIME count register
  159. mww phys 0x4C000008 0x00038022 # UPPLCON USB clock config Reg
  160. mww phys 0x4C000004 0x0007F021 # MPPLCON Proc clock config Reg
  161. #-----------------------------------------------
  162. # Configure Memory controller
  163. # BWSCON configures all banks, NAND, NOR, DRAM
  164. # DRAM - 64MB - 32 bit bus, uses BANKCON6 BANKCON7
  165. #-----------------------------------------------
  166. mww phys 0x48000000 0x22111112 # BWSCON - Bank and Bus Width
  167. mww phys 0x48000010 0x00001112 # BANKCON4 - ?
  168. mww phys 0x4800001c 0x00018009 # BANKCON6 - DRAM
  169. mww phys 0x48000020 0x00018009 # BANKCON7 - DRAM
  170. mww phys 0x48000024 0x008E04EB # REFRESH - DRAM
  171. mww phys 0x48000028 0x000000B2 # BANKSIZE - DRAM
  172. mww phys 0x4800002C 0x00000030 # MRSRB6 - DRAM
  173. mww phys 0x48000030 0x00000030 # MRSRB7 - DRAM
  174. #-----------------------------------------------
  175. # Now port configuration for enables for memory
  176. # and other stuff.
  177. #-----------------------------------------------
  178. mww phys 0x56000000 0x007FFFFF # GPACON
  179. mww phys 0x56000010 0x00295559 # GPBCON
  180. mww phys 0x56000018 0x000003FF # GPBUP (PULLUP ENABLE)
  181. mww phys 0x56000014 0x000007C2 # GPBDAT
  182. mww phys 0x56000020 0xAAAAA6AA # GPCCON
  183. mww phys 0x56000028 0x0000FFFF # GPCUP
  184. mww phys 0x56000024 0x00000020 # GPCDAT
  185. mww phys 0x56000030 0xAAAAAAAA # GPDCON
  186. mww phys 0x56000038 0x0000FFFF # GPDUP
  187. mww phys 0x56000040 0xAAAAAAAA # GPECON
  188. mww phys 0x56000048 0x0000FFFF # GPEUP
  189. mww phys 0x56000050 0x00001555 # GPFCON
  190. mww phys 0x56000058 0x0000007F # GPFUP
  191. mww phys 0x56000054 0x00000000 # GPFDAT
  192. mww phys 0x56000060 0x00150114 # GPGCON
  193. mww phys 0x56000068 0x0000007F # GPGUP
  194. mww phys 0x56000070 0x0015AAAA # GPHCON
  195. mww phys 0x56000078 0x000003FF # GPGUP
  196. }
  197. proc flash_config { } {
  198. #-----------------------------------------
  199. # Finish Flash Configuration
  200. #-----------------------------------------
  201. halt
  202. #flash configuration (K9D1208V0M: 512Mbit, x8, 3.3V, Mode: Normal, 1st gen)
  203. nand probe 0
  204. nand list
  205. }
  206. proc flash_uboot { } {
  207. # flash the u-Boot binary and reboot into it
  208. init_2440
  209. flash_config
  210. nand erase 0 0x0 0x40000
  211. nand write 0 /tftpboot/u-boot-nand512.bin 0 oob_softecc_kw
  212. resume
  213. }
  214. proc load_uboot { } {
  215. echo " "
  216. echo " "
  217. echo "----------------------------------------------------------"
  218. echo "---- Load U-Boot into RAM and execute it. ---"
  219. echo "---- NOTE: loads, partially runs, and hangs ---"
  220. echo "---- U-Boot is fine, this image runs from vivi. ---"
  221. echo "---- I burned u-boot into NAND so I didn't finish ---"
  222. echo "---- debugging it. I am leaving this here as it is ---"
  223. echo "---- part of the way there if you want to fix it. ---"
  224. echo "---- ---"
  225. echo "---- mini2440 U-boot here: ---"
  226. echo "---- http://repo.or.cz/w/u-boot-openmoko/mini2440.git ---"
  227. echo "---- Also this: ---"
  228. echo "---- http://code.google.com/p/mini2440/wiki/MiniBringup --"
  229. echo "----------------------------------------------------------"
  230. init_2440
  231. echo "Loading /tftpboot/u-boot-nand512.bin"
  232. load_image /tftpboot/u-boot-nand512.bin 0x33f80000 bin
  233. echo "Verifying image...."
  234. verify_image /tftpboot/u-boot-nand512.bin 0x33f80000 bin
  235. echo "jumping to u-boot"
  236. #bp 0x33f80068 4 hw
  237. reg 0 0
  238. reg 1 0
  239. reg 2 0
  240. reg 3 0
  241. reg 4 0x33f80000
  242. resume 0x33f80000
  243. }
  244. # this may help a little bit debugging the load_uboot
  245. proc s {} {
  246. step
  247. reg
  248. armv4_5 disassemble 0x33F80068 0x10
  249. }
  250. proc help_2440 {} {
  251. echo " "
  252. echo " "
  253. echo "-----------------------------------------------------------"
  254. echo "---- The following mini2440 funcs are supported ----"
  255. echo "---- init_2440 - initialize clocks, DRAM, IO ----"
  256. echo "---- flash_config - configures nand flash ----"
  257. echo "---- load_uboot - loads uboot into ram ----"
  258. echo "---- flash_uboot - flashes uboot to nand (untested) ----"
  259. echo "---- help_2440 - this help display ----"
  260. echo "-----------------------------------------------------------"
  261. echo " "
  262. echo " "
  263. }
  264. #----------------------------------------------------------------------------
  265. #----------------------------------- END ------------------------------------
  266. #----------------------------------------------------------------------------