You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 
 
 
 

273 lines
7.0 KiB

  1. # The IMX35PDK eval board has a single IMX35 chip
  2. source [find target/imx35.cfg]
  3. $_TARGETNAME configure -event reset-init { imx35pdk_init }
  4. memwrite burst disable
  5. #arm11 no_increment enable
  6. global TARGETNAME
  7. set TARGETNAME $_TARGETNAME
  8. # rewrite commands of the form below to arm11 mcr...
  9. # Data.Set c15:0x042f %long 0x40000015
  10. proc setc15 {regs value} {
  11. global TARGETNAME
  12. echo [format "set p15 0x%04x, 0x%08x" $regs $value]
  13. arm11 mcr $TARGETNAME 15 [expr ($regs>>12)&0x7] [expr ($regs>>0)&0xf] [expr ($regs>>4)&0xf] [expr ($regs>>8)&0x7] $value
  14. }
  15. proc imx35pdk_init { } {
  16. echo "Target Setup: initialize DRAM controller and peripherals"
  17. # Data.Set c15:0x01 %long 0x00050078
  18. setc15 0x01 0x00050078
  19. echo "configuring CP15 for enabling the peripheral bus"
  20. # Data.Set c15:0x042f %long 0x40000015
  21. setc15 0x042f 0x40000015
  22. mww 0x43f00040 0x00000000
  23. mww 0x43f00044 0x00000000
  24. mww 0x43f00048 0x00000000
  25. mww 0x43f0004C 0x00000000
  26. mww 0x43f00050 0x00000000
  27. mww 0x43f00000 0x77777777
  28. mww 0x43f00004 0x77777777
  29. mww 0x53f00040 0x00000000
  30. mww 0x53f00044 0x00000000
  31. mww 0x53f00048 0x00000000
  32. mww 0x53f0004C 0x00000000
  33. mww 0x53f00050 0x00000000
  34. mww 0x53f00000 0x77777777
  35. mww 0x53f00004 0x77777777
  36. # clock setup
  37. mww 0x53F80004 0x00821000 # first need to set IPU_HND_BYP
  38. mww 0x53F80004 0x00821000 #arm clock is 399Mhz and ahb clock is 133Mhz.
  39. #=================================================
  40. # WEIM config
  41. #=================================================
  42. # CS0U
  43. mww 0xB8002000 0x0000CC03
  44. # CS0L
  45. mww 0xB8002004 0xA0330D01
  46. # CS0A
  47. mww 0xB8002008 0x00220800
  48. # CS5U
  49. mww 0xB8002050 0x0000dcf6
  50. # CS5L
  51. mww 0xB8002054 0x444a4541
  52. # CS5A
  53. mww 0xB8002058 0x44443302
  54. # IO SW PAD Control registers - setting of 0x0002 is high drive, mDDR
  55. mww 0x43FAC368 0x00000006
  56. mww 0x43FAC36C 0x00000006
  57. mww 0x43FAC370 0x00000006
  58. mww 0x43FAC374 0x00000006
  59. mww 0x43FAC378 0x00000006
  60. mww 0x43FAC37C 0x00000006
  61. mww 0x43FAC380 0x00000006
  62. mww 0x43FAC384 0x00000006
  63. mww 0x43FAC388 0x00000006
  64. mww 0x43FAC38C 0x00000006
  65. mww 0x43FAC390 0x00000006
  66. mww 0x43FAC394 0x00000006
  67. mww 0x43FAC398 0x00000006
  68. mww 0x43FAC39C 0x00000006
  69. mww 0x43FAC3A0 0x00000006
  70. mww 0x43FAC3A4 0x00000006
  71. mww 0x43FAC3A8 0x00000006
  72. mww 0x43FAC3AC 0x00000006
  73. mww 0x43FAC3B0 0x00000006
  74. mww 0x43FAC3B4 0x00000006
  75. mww 0x43FAC3B8 0x00000006
  76. mww 0x43FAC3BC 0x00000006
  77. mww 0x43FAC3C0 0x00000006
  78. mww 0x43FAC3C4 0x00000006
  79. mww 0x43FAC3C8 0x00000006
  80. mww 0x43FAC3CC 0x00000006
  81. mww 0x43FAC3D0 0x00000006
  82. mww 0x43FAC3D4 0x00000006
  83. mww 0x43FAC3D8 0x00000006
  84. # DDR data bus SD 0 through 31
  85. mww 0x43FAC3DC 0x00000082
  86. mww 0x43FAC3E0 0x00000082
  87. mww 0x43FAC3E4 0x00000082
  88. mww 0x43FAC3E8 0x00000082
  89. mww 0x43FAC3EC 0x00000082
  90. mww 0x43FAC3F0 0x00000082
  91. mww 0x43FAC3F4 0x00000082
  92. mww 0x43FAC3F8 0x00000082
  93. mww 0x43FAC3FC 0x00000082
  94. mww 0x43FAC400 0x00000082
  95. mww 0x43FAC404 0x00000082
  96. mww 0x43FAC408 0x00000082
  97. mww 0x43FAC40C 0x00000082
  98. mww 0x43FAC410 0x00000082
  99. mww 0x43FAC414 0x00000082
  100. mww 0x43FAC418 0x00000082
  101. mww 0x43FAC41c 0x00000082
  102. mww 0x43FAC420 0x00000082
  103. mww 0x43FAC424 0x00000082
  104. mww 0x43FAC428 0x00000082
  105. mww 0x43FAC42c 0x00000082
  106. mww 0x43FAC430 0x00000082
  107. mww 0x43FAC434 0x00000082
  108. mww 0x43FAC438 0x00000082
  109. mww 0x43FAC43c 0x00000082
  110. mww 0x43FAC440 0x00000082
  111. mww 0x43FAC444 0x00000082
  112. mww 0x43FAC448 0x00000082
  113. mww 0x43FAC44c 0x00000082
  114. mww 0x43FAC450 0x00000082
  115. mww 0x43FAC454 0x00000082
  116. mww 0x43FAC458 0x00000082
  117. # DQM setup
  118. mww 0x43FAC45c 0x00000082
  119. mww 0x43FAC460 0x00000082
  120. mww 0x43FAC464 0x00000082
  121. mww 0x43FAC468 0x00000082
  122. mww 0x43FAC46c 0x00000006
  123. mww 0x43FAC470 0x00000006
  124. mww 0x43FAC474 0x00000006
  125. mww 0x43FAC478 0x00000006
  126. mww 0x43FAC47c 0x00000006
  127. mww 0x43FAC480 0x00000006 # CSD0
  128. mww 0x43FAC484 0x00000006 # CSD1
  129. mww 0x43FAC488 0x00000006
  130. mww 0x43FAC48c 0x00000006
  131. mww 0x43FAC490 0x00000006
  132. mww 0x43FAC494 0x00000006
  133. mww 0x43FAC498 0x00000006
  134. mww 0x43FAC49c 0x00000006
  135. mww 0x43FAC4A0 0x00000006
  136. mww 0x43FAC4A4 0x00000006 # RAS
  137. mww 0x43FAC4A8 0x00000006 # CAS
  138. mww 0x43FAC4Ac 0x00000006 # SDWE
  139. mww 0x43FAC4B0 0x00000006 # SDCKE0
  140. mww 0x43FAC4B4 0x00000006 # SDCKE1
  141. mww 0x43FAC4B8 0x00000002 # SDCLK
  142. # SDQS0 through SDQS3
  143. mww 0x43FAC4Bc 0x00000082
  144. mww 0x43FAC4C0 0x00000082
  145. mww 0x43FAC4C4 0x00000082
  146. mww 0x43FAC4C8 0x00000082
  147. # *==================================================
  148. # Initialization script for 32 bit DDR2 on RINGO 3DS
  149. # *==================================================
  150. #--------------------------------------------
  151. # Init CCM
  152. #--------------------------------------------
  153. mww 0x53F80028 0x7D000028
  154. #--------------------------------------------
  155. # Init IOMUX for JTAG
  156. #--------------------------------------------
  157. mww 0x43FAC5EC 0x000000C3
  158. mww 0x43FAC5F0 0x000000C3
  159. mww 0x43FAC5F4 0x000000F3
  160. mww 0x43FAC5F8 0x000000F3
  161. mww 0x43FAC5FC 0x000000F3
  162. mww 0x43FAC600 0x000000F3
  163. mww 0x43FAC604 0x000000F3
  164. # ESD_MISC : enable DDR2
  165. mww 0xB8001010 0x00000304
  166. #--------------------------------------------
  167. # Init 32-bit DDR2 memeory on CSD0
  168. # COL=10-bit, ROW=13-bit, BA[1:0]=Addr[26:25]
  169. #--------------------------------------------
  170. # ESD_ESDCFG0 : set timing paramters
  171. mww 0xB8001004 0x007ffC2f
  172. # ESD_ESDCTL0 : select Prechare-All mode
  173. mww 0xB8001000 0x92220000
  174. # DDR2 : Prechare-All
  175. mww 0x80000400 0x12345678
  176. # ESD_ESDCTL0 : select Load-Mode-Register mode
  177. mww 0xB8001000 0xB2220000
  178. # DDR2 : Load reg EMR2
  179. mwb 0x84000000 0xda
  180. # DDR2 : Load reg EMR3
  181. mwb 0x86000000 0xda
  182. # DDR2 : Load reg EMR1 -- enable DLL
  183. mwb 0x82000400 0xda
  184. # DDR2 : Load reg MR -- reset DLL
  185. mwb 0x80000333 0xda
  186. # ESD_ESDCTL0 : select Prechare-All mode
  187. mww 0xB8001000 0x92220000
  188. # DDR2 : Prechare-All
  189. mwb 0x80000400 0x12345678
  190. # ESD_ESDCTL0 : select Manual-Refresh mode
  191. mww 0xB8001000 0xA2220000
  192. # DDR2 : Manual-Refresh 2 times
  193. mww 0x80000000 0x87654321
  194. mww 0x80000000 0x87654321
  195. # ESD_ESDCTL0 : select Load-Mode-Register mode
  196. mww 0xB8001000 0xB2220000
  197. # DDR2 : Load reg MR -- CL=3, BL=8, end DLL reset
  198. mwb 0x80000233 0xda
  199. # DDR2 : Load reg EMR1 -- OCD default
  200. mwb 0x82000780 0xda
  201. # DDR2 : Load reg EMR1 -- OCD exit
  202. mwb 0x82000400 0xda # ODT disabled
  203. # ESD_ESDCTL0 : select normal-operation mode
  204. # DSIZ=32-bit, BL=8, COL=10-bit, ROW=13-bit
  205. # disable PWT & PRCT
  206. # disable Auto-Refresh
  207. mww 0xB8001000 0x82220080
  208. ## ESD_ESDCTL0 : enable Auto-Refresh
  209. mww 0xB8001000 0x82228080
  210. ## ESD_ESDCTL1 : enable Auto-Refresh
  211. mww 0xB8001008 0x00002000
  212. #***********************************************
  213. # Adjust the ESDCDLY5 register
  214. #***********************************************
  215. # Vary DQS_ABS_OFFSET5 for writes
  216. mww 0xB8001020 0x00F48000 # this is the default value
  217. mww 0xB8001024 0x00F48000 # this is the default value
  218. mww 0xB8001028 0x00F48000 # this is the default value
  219. mww 0xB800102c 0x00F48000 # this is the default value
  220. #Then you can make force measure with the dedicated bit (Bit 7 at ESDMISC)
  221. mww 0xB8001010 0x00000384
  222. # wait a while
  223. sleep 1000
  224. # now clear the force measurement bit
  225. mww 0xB8001010 0x00000304
  226. # dummy write to DDR memory to set DQS low
  227. mww 0x80000000 0x00000000
  228. mww 0x30000100 0x0
  229. mww 0x30000104 0x31024
  230. }