|
|
@@ -0,0 +1,32 @@ |
|
|
|
#use combined on interfaces or targets that can't set TRST/SRST separately |
|
|
|
reset_config trst_and_srst |
|
|
|
|
|
|
|
if { [info exists CHIPNAME] } { |
|
|
|
set _CHIPNAME $CHIPNAME |
|
|
|
} else { |
|
|
|
set _CHIPNAME imx21 |
|
|
|
} |
|
|
|
|
|
|
|
if { [info exists ENDIAN] } { |
|
|
|
set _ENDIAN $ENDIAN |
|
|
|
} else { |
|
|
|
set _ENDIAN little |
|
|
|
} |
|
|
|
|
|
|
|
|
|
|
|
# Note above there is 1 tap |
|
|
|
|
|
|
|
# The CPU tap |
|
|
|
if { [info exists CPUTAPID ] } { |
|
|
|
set _CPUTAPID $CPUTAPID |
|
|
|
} else { |
|
|
|
set _CPUTAPID 0x0792611f |
|
|
|
} |
|
|
|
jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID |
|
|
|
|
|
|
|
|
|
|
|
# Create the GDB Target. |
|
|
|
set _TARGETNAME [format "%s.cpu" $_CHIPNAME] |
|
|
|
target create $_TARGETNAME arm926ejs -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm926ejs |
|
|
|
|
|
|
|
arm7_9 dcc_downloads enable |