|
|
@@ -600,6 +600,50 @@ static const struct sam4_chip_details all_sam4_details[] = { |
|
|
|
.page_size = 512, |
|
|
|
}, |
|
|
|
|
|
|
|
/* .bank[1] = { */ |
|
|
|
{ |
|
|
|
.probed = 0, |
|
|
|
.pChip = NULL, |
|
|
|
.pBank = NULL, |
|
|
|
.bank_number = 1, |
|
|
|
.base_address = FLASH_BANK1_BASE_1024K_SD, |
|
|
|
.controller_address = 0x400e0c00, |
|
|
|
.flash_wait_states = 6, /* workaround silicon bug */ |
|
|
|
.present = 1, |
|
|
|
.size_bytes = 512 * 1024, |
|
|
|
.nsectors = 64, |
|
|
|
.sector_size = 8192, |
|
|
|
.page_size = 512, |
|
|
|
}, |
|
|
|
}, |
|
|
|
}, |
|
|
|
|
|
|
|
/*at91sam4sa16c*/ |
|
|
|
{ |
|
|
|
.chipid_cidr = 0x28a70ce0, |
|
|
|
.name = "at91sam4sa16c", |
|
|
|
.total_flash_size = 1024 * 1024, |
|
|
|
.total_sram_size = 160 * 1024, |
|
|
|
.n_gpnvms = 3, |
|
|
|
.n_banks = 2, |
|
|
|
|
|
|
|
/* .bank[0] = { */ |
|
|
|
{ |
|
|
|
{ |
|
|
|
.probed = 0, |
|
|
|
.pChip = NULL, |
|
|
|
.pBank = NULL, |
|
|
|
.bank_number = 0, |
|
|
|
.base_address = FLASH_BANK0_BASE_SD, |
|
|
|
.controller_address = 0x400e0a00, |
|
|
|
.flash_wait_states = 6, /* workaround silicon bug */ |
|
|
|
.present = 1, |
|
|
|
.size_bytes = 512 * 1024, |
|
|
|
.nsectors = 64, |
|
|
|
.sector_size = 8192, |
|
|
|
.page_size = 512, |
|
|
|
}, |
|
|
|
|
|
|
|
/* .bank[1] = { */ |
|
|
|
{ |
|
|
|
.probed = 0, |
|
|
|