Browse Source

target: move 'extern' decls to *.h files

The exception being declarations for drivers.  Those should
be split out in some clean way -- like driver add/remove calls
made by initialization code -- but that's for another day.

Signed-off-by: David Brownell <dbrownell@users.sourceforge.net>
tags/v0.4.0-rc1
David Brownell 14 years ago
parent
commit
e7acbdf5db
5 changed files with 15 additions and 15 deletions
  1. +9
    -0
      src/target/arm.h
  2. +0
    -8
      src/target/arm7_9_common.c
  3. +0
    -2
      src/target/arm9tdmi.c
  4. +6
    -0
      src/target/armv7m.h
  5. +0
    -5
      src/target/cortex_m3.c

+ 9
- 0
src/target/arm.h View File

@@ -191,6 +191,13 @@ int armv4_5_run_algorithm(struct target *target,
int num_reg_params, struct reg_param *reg_params,
uint32_t entry_point, uint32_t exit_point,
int timeout_ms, void *arch_info);
int armv4_5_run_algorithm_inner(struct target *target,
int num_mem_params, struct mem_param *mem_params,
int num_reg_params, struct reg_param *reg_params,
uint32_t entry_point, uint32_t exit_point,
int timeout_ms, void *arch_info,
int (*run_it)(struct target *target, uint32_t exit_point,
int timeout_ms, void *arch_info));

int arm_checksum_memory(struct target *target,
uint32_t address, uint32_t count, uint32_t *checksum);
@@ -200,6 +207,8 @@ int arm_blank_check_memory(struct target *target,
void arm_set_cpsr(struct arm *arm, uint32_t cpsr);
struct reg *arm_reg_current(struct arm *arm, unsigned regnum);

void arm_endianness(uint8_t *tmp, void *in, int size, int be, int flip);

extern struct reg arm_gdb_dummy_fp_reg;
extern struct reg arm_gdb_dummy_fps_reg;



+ 0
- 8
src/target/arm7_9_common.c View File

@@ -2652,14 +2652,6 @@ static const uint32_t dcc_code[] =
0xeafffff9 /* b w */
};

extern int armv4_5_run_algorithm_inner(struct target *target,
int num_mem_params, struct mem_param *mem_params,
int num_reg_params, struct reg_param *reg_params,
uint32_t entry_point, uint32_t exit_point,
int timeout_ms, void *arch_info,
int (*run_it)(struct target *target, uint32_t exit_point,
int timeout_ms, void *arch_info));

int arm7_9_bulk_write_memory(struct target *target, uint32_t address, uint32_t count, uint8_t *buffer)
{
int retval;


+ 0
- 2
src/target/arm9tdmi.c View File

@@ -269,8 +269,6 @@ int arm9tdmi_clock_data_in(struct arm_jtag *jtag_info, uint32_t *in)
return ERROR_OK;
}

extern void arm_endianness(uint8_t *tmp, void *in, int size, int be, int flip);

static int arm9endianness(jtag_callback_data_t arg,
jtag_callback_data_t size, jtag_callback_data_t be,
jtag_callback_data_t captured)


+ 6
- 0
src/target/armv7m.h View File

@@ -34,6 +34,12 @@
#define ARMV7_GDB_HACKS
#endif

#ifdef ARMV7_GDB_HACKS
extern uint8_t armv7m_gdb_dummy_cpsr_value[];
extern struct reg armv7m_gdb_dummy_cpsr_reg;
#endif


enum armv7m_mode
{
ARMV7M_MODE_THREAD = 0,


+ 0
- 5
src/target/cortex_m3.c View File

@@ -52,11 +52,6 @@ static void cortex_m3_enable_watchpoints(struct target *target);
static int cortex_m3_store_core_reg_u32(struct target *target,
enum armv7m_regtype type, uint32_t num, uint32_t value);

#ifdef ARMV7_GDB_HACKS
extern uint8_t armv7m_gdb_dummy_cpsr_value[];
extern struct reg armv7m_gdb_dummy_cpsr_reg;
#endif

static int cortexm3_dap_read_coreregister_u32(struct swjdp_common *swjdp,
uint32_t *value, int regnum)
{


Loading…
Cancel
Save