You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 
 
 
 

61 lines
2.4 KiB

  1. /***************************************************************************
  2. * Copyright (C) 2010 by Spencer Oliver *
  3. * spen@spen-soft.co.uk *
  4. * *
  5. * This program is free software; you can redistribute it and/or modify *
  6. * it under the terms of the GNU General Public License as published by *
  7. * the Free Software Foundation; either version 2 of the License, or *
  8. * (at your option) any later version. *
  9. * *
  10. * This program is distributed in the hope that it will be useful, *
  11. * but WITHOUT ANY WARRANTY; without even the implied warranty of *
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
  13. * GNU General Public License for more details. *
  14. * *
  15. * You should have received a copy of the GNU General Public License *
  16. * along with this program; if not, write to the *
  17. * Free Software Foundation, Inc., *
  18. * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA. *
  19. ***************************************************************************/
  20. /*
  21. * NAND controller interface for Nuvoton NUC910
  22. */
  23. #ifndef NUC910_H
  24. #define NUC910_H
  25. #define NUC910_FMICSR 0xB000D000
  26. #define NUC910_SMCSR 0xB000D0A0
  27. #define NUC910_SMTCR 0xB000D0A4
  28. #define NUC910_SMIER 0xB000D0A8
  29. #define NUC910_SMISR 0xB000D0AC
  30. #define NUC910_SMCMD 0xB000D0B0
  31. #define NUC910_SMADDR 0xB000D0B4
  32. #define NUC910_SMDATA 0xB000D0B8
  33. #define NUC910_SMECC0 0xB000D0BC
  34. #define NUC910_SMECC1 0xB000D0C0
  35. #define NUC910_SMECC2 0xB000D0C4
  36. #define NUC910_SMECC3 0xB000D0C8
  37. #define NUC910_ECC4ST 0xB000D114
  38. /* Global Control and Status Register (FMICSR) */
  39. #define NUC910_FMICSR_SM_EN (1<<3)
  40. /* NAND Flash Address Port Register (SMADDR) */
  41. #define NUC910_SMADDR_EOA (1<<31)
  42. /* NAND Flash Control and Status Register (SMCSR) */
  43. #define NUC910_SMCSR_PSIZE (1<<3)
  44. #define NUC910_SMCSR_DBW (1<<4)
  45. /* NAND Flash Interrupt Status Register (SMISR) */
  46. #define NUC910_SMISR_ECC_IF (1<<2)
  47. #define NUC910_SMISR_RB_ (1<<18)
  48. /* ECC4 Correction Status (ECC4ST) */
  49. #endif /* NUC910_H */