You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 
 
 
 

58 lines
2.6 KiB

  1. /***************************************************************************
  2. * Copyright (C) 2005 by Dominic Rath *
  3. * Dominic.Rath@gmx.de *
  4. * *
  5. * This program is free software; you can redistribute it and/or modify *
  6. * it under the terms of the GNU General Public License as published by *
  7. * the Free Software Foundation; either version 2 of the License, or *
  8. * (at your option) any later version. *
  9. * *
  10. * This program is distributed in the hope that it will be useful, *
  11. * but WITHOUT ANY WARRANTY; without even the implied warranty of *
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
  13. * GNU General Public License for more details. *
  14. * *
  15. * You should have received a copy of the GNU General Public License *
  16. * along with this program. If not, see <http://www.gnu.org/licenses/>. *
  17. ***************************************************************************/
  18. #ifndef OPENOCD_TARGET_ARMV4_5_MMU_H
  19. #define OPENOCD_TARGET_ARMV4_5_MMU_H
  20. #include "armv4_5_cache.h"
  21. struct target;
  22. struct armv4_5_mmu_common {
  23. int (*get_ttb)(struct target *target, uint32_t *result);
  24. int (*read_memory)(struct target *target, target_addr_t address, uint32_t size, uint32_t count, uint8_t *buffer);
  25. int (*write_memory)(struct target *target, target_addr_t address,
  26. uint32_t size, uint32_t count, const uint8_t *buffer);
  27. int (*disable_mmu_caches)(struct target *target, int mmu, int d_u_cache, int i_cache);
  28. int (*enable_mmu_caches)(struct target *target, int mmu, int d_u_cache, int i_cache);
  29. struct armv4_5_cache_common armv4_5_cache;
  30. int has_tiny_pages;
  31. int mmu_enabled;
  32. };
  33. int armv4_5_mmu_translate_va(struct target *target,
  34. struct armv4_5_mmu_common *armv4_5_mmu, uint32_t va,
  35. uint32_t *cb, uint32_t *val);
  36. int armv4_5_mmu_read_physical(struct target *target,
  37. struct armv4_5_mmu_common *armv4_5_mmu,
  38. uint32_t address, uint32_t size, uint32_t count, uint8_t *buffer);
  39. int armv4_5_mmu_write_physical(struct target *target,
  40. struct armv4_5_mmu_common *armv4_5_mmu,
  41. uint32_t address, uint32_t size, uint32_t count, const uint8_t *buffer);
  42. enum {
  43. ARMV4_5_MMU_ENABLED = 0x1,
  44. ARMV4_5_ALIGNMENT_CHECK = 0x2,
  45. ARMV4_5_MMU_S_BIT = 0x100,
  46. ARMV4_5_MMU_R_BIT = 0x200
  47. };
  48. #endif /* OPENOCD_TARGET_ARMV4_5_MMU_H */