You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 
 
 
 

89 lines
3.2 KiB

  1. /***************************************************************************
  2. * Copyright (C) 2009 by Mathias Kuester *
  3. * mkdorg@users.sourceforge.net *
  4. * *
  5. * This program is free software; you can redistribute it and/or modify *
  6. * it under the terms of the GNU General Public License as published by *
  7. * the Free Software Foundation; either version 2 of the License, or *
  8. * (at your option) any later version. *
  9. * *
  10. * This program is distributed in the hope that it will be useful, *
  11. * but WITHOUT ANY WARRANTY; without even the implied warranty of *
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
  13. * GNU General Public License for more details. *
  14. * *
  15. * You should have received a copy of the GNU General Public License *
  16. * along with this program; if not, write to the *
  17. * Free Software Foundation, Inc., *
  18. * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. *
  19. ***************************************************************************/
  20. #ifndef DSP563XX_H
  21. #define DSP563XX_H
  22. #include <jtag/jtag.h>
  23. #define DSP563XX_NUMCOREREGS 44
  24. struct mcu_jtag
  25. {
  26. struct jtag_tap *tap;
  27. };
  28. struct dsp563xx_pipeline_context
  29. {
  30. /* PIL Register */
  31. uint32_t once_opilr;
  32. /* PDB Register */
  33. uint32_t once_opdbr;
  34. };
  35. struct dsp563xx_common
  36. {
  37. struct mcu_jtag jtag_info;
  38. struct reg_cache *core_cache;
  39. uint32_t core_regs[DSP563XX_NUMCOREREGS];
  40. struct dsp563xx_pipeline_context pipeline_context;
  41. /* register cache to processor synchronization */
  42. int (*read_core_reg) (struct target * target, int num);
  43. int (*write_core_reg) (struct target * target, int num);
  44. };
  45. struct dsp563xx_core_reg
  46. {
  47. uint32_t num;
  48. char *name;
  49. uint32_t size;
  50. uint32_t r_cmd;
  51. uint32_t w_cmd;
  52. struct target *target;
  53. struct dsp563xx_common *dsp563xx_common;
  54. };
  55. static inline struct dsp563xx_common *target_to_dsp563xx(struct target *target)
  56. {
  57. return target->arch_info;
  58. }
  59. int dsp563xx_write_ir(struct jtag_tap *tap, uint8_t * ir_in, uint8_t * ir_out,
  60. int ir_len, int rti);
  61. int dsp563xx_write_dr(struct jtag_tap *tap, uint8_t * dr_in, uint8_t * dr_out,
  62. int dr_len, int rti);
  63. int dsp563xx_write_ir_u8(struct jtag_tap *tap, uint8_t * ir_in, uint8_t ir_out,
  64. int ir_len, int rti);
  65. int dsp563xx_write_dr_u8(struct jtag_tap *tap, uint8_t * ir_in, uint8_t ir_out,
  66. int dr_len, int rti);
  67. int dsp563xx_write_ir_u16(struct jtag_tap *tap, uint16_t * ir_in, uint16_t ir_out,
  68. int ir_len, int rti);
  69. int dsp563xx_write_dr_u16(struct jtag_tap *tap, uint16_t * ir_in, uint16_t ir_out,
  70. int dr_len, int rti);
  71. int dsp563xx_write_ir_u32(struct jtag_tap *tap, uint32_t * ir_in, uint32_t ir_out,
  72. int ir_len, int rti);
  73. int dsp563xx_write_dr_u32(struct jtag_tap *tap, uint32_t * ir_in, uint32_t ir_out,
  74. int dr_len, int rti);
  75. int dsp563xx_execute_queue(void);
  76. #endif /* DSP563XX_H */