You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

8342 lines
310 KiB

  1. \input texinfo @c -*-texinfo-*-
  2. @c %**start of header
  3. @setfilename
  4. @settitle OpenOCD User's Guide
  5. @dircategory Development
  6. @direntry
  7. * OpenOCD: (openocd). OpenOCD User's Guide
  8. @end direntry
  9. @paragraphindent 0
  10. @c %**end of header
  11. @include version.texi
  12. @copying
  13. This User's Guide documents
  14. release @value{VERSION},
  15. dated @value{UPDATED},
  16. of the Open On-Chip Debugger (OpenOCD).
  17. @itemize @bullet
  18. @item Copyright @copyright{} 2008 The OpenOCD Project
  19. @item Copyright @copyright{} 2007-2008 Spencer Oliver @email{}
  20. @item Copyright @copyright{} 2008-2010 Oyvind Harboe @email{}
  21. @item Copyright @copyright{} 2008 Duane Ellis @email{}
  22. @item Copyright @copyright{} 2009-2010 David Brownell
  23. @end itemize
  24. @quotation
  25. Permission is granted to copy, distribute and/or modify this document
  26. under the terms of the GNU Free Documentation License, Version 1.2 or
  27. any later version published by the Free Software Foundation; with no
  28. Invariant Sections, with no Front-Cover Texts, and with no Back-Cover
  29. Texts. A copy of the license is included in the section entitled ``GNU
  30. Free Documentation License''.
  31. @end quotation
  32. @end copying
  33. @titlepage
  34. @titlefont{@emph{Open On-Chip Debugger:}}
  35. @sp 1
  36. @title OpenOCD User's Guide
  37. @subtitle for release @value{VERSION}
  38. @subtitle @value{UPDATED}
  39. @page
  40. @vskip 0pt plus 1filll
  41. @insertcopying
  42. @end titlepage
  43. @summarycontents
  44. @contents
  45. @ifnottex
  46. @node Top
  47. @top OpenOCD User's Guide
  48. @insertcopying
  49. @end ifnottex
  50. @menu
  51. * About:: About OpenOCD
  52. * Developers:: OpenOCD Developer Resources
  53. * Debug Adapter Hardware:: Debug Adapter Hardware
  54. * About Jim-Tcl:: About Jim-Tcl
  55. * Running:: Running OpenOCD
  56. * OpenOCD Project Setup:: OpenOCD Project Setup
  57. * Config File Guidelines:: Config File Guidelines
  58. * Daemon Configuration:: Daemon Configuration
  59. * Debug Adapter Configuration:: Debug Adapter Configuration
  60. * Reset Configuration:: Reset Configuration
  61. * TAP Declaration:: TAP Declaration
  62. * CPU Configuration:: CPU Configuration
  63. * Flash Commands:: Flash Commands
  64. * NAND Flash Commands:: NAND Flash Commands
  65. * PLD/FPGA Commands:: PLD/FPGA Commands
  66. * General Commands:: General Commands
  67. * Architecture and Core Commands:: Architecture and Core Commands
  68. * JTAG Commands:: JTAG Commands
  69. * Boundary Scan Commands:: Boundary Scan Commands
  70. * TFTP:: TFTP
  71. * GDB and OpenOCD:: Using GDB and OpenOCD
  72. * Tcl Scripting API:: Tcl Scripting API
  73. * FAQ:: Frequently Asked Questions
  74. * Tcl Crash Course:: Tcl Crash Course
  75. * License:: GNU Free Documentation License
  76. @comment DO NOT use the plain word ``Index'', reason: CYGWIN filename
  77. @comment case issue with ``Index.html'' and ``index.html''
  78. @comment Occurs when creating ``--html --no-split'' output
  79. @comment This fix is based on:
  80. * OpenOCD Concept Index:: Concept Index
  81. * Command and Driver Index:: Command and Driver Index
  82. @end menu
  83. @node About
  84. @unnumbered About
  85. @cindex about
  86. OpenOCD was created by Dominic Rath as part of a diploma thesis written at the
  87. University of Applied Sciences Augsburg (@uref{}).
  88. Since that time, the project has grown into an active open-source project,
  89. supported by a diverse community of software and hardware developers from
  90. around the world.
  91. @section What is OpenOCD?
  92. @cindex TAP
  93. @cindex JTAG
  94. The Open On-Chip Debugger (OpenOCD) aims to provide debugging,
  95. in-system programming and boundary-scan testing for embedded target
  96. devices.
  97. It does so with the assistance of a @dfn{debug adapter}, which is
  98. a small hardware module which helps provide the right kind of
  99. electrical signaling to the target being debugged. These are
  100. required since the debug host (on which OpenOCD runs) won't
  101. usually have native support for such signaling, or the connector
  102. needed to hook up to the target.
  103. Such debug adapters support one or more @dfn{transport} protocols,
  104. each of which involves different electrical signaling (and uses
  105. different messaging protocols on top of that signaling). There
  106. are many types of debug adapter, and little uniformity in what
  107. they are called. (There are also product naming differences.)
  108. These adapters are sometimes packaged as discrete dongles, which
  109. may generically be called @dfn{hardware interface dongles}.
  110. Some development boards also integrate them directly, which may
  111. let the development board can be directly connected to the debug
  112. host over USB (and sometimes also to power it over USB).
  113. For example, a @dfn{JTAG Adapter} supports JTAG
  114. signaling, and is used to communicate
  115. with JTAG (IEEE 1149.1) compliant TAPs on your target board.
  116. A @dfn{TAP} is a ``Test Access Port'', a module which processes
  117. special instructions and data. TAPs are daisy-chained within and
  118. between chips and boards. JTAG supports debugging and boundary
  119. scan operations.
  120. There are also @dfn{SWD Adapters} that support Serial Wire Debug (SWD)
  121. signaling to communicate with some newer ARM cores, as well as debug
  122. adapters which support both JTAG and SWD transports. SWD only supports
  123. debugging, whereas JTAG also supports boundary scan operations.
  124. For some chips, there are also @dfn{Programming Adapters} supporting
  125. special transports used only to write code to flash memory, without
  126. support for on-chip debugging or boundary scan.
  127. (At this writing, OpenOCD does not support such non-debug adapters.)
  128. @b{Dongles:} OpenOCD currently supports many types of hardware dongles: USB
  129. based, parallel port based, and other standalone boxes that run
  130. OpenOCD internally. @xref{Debug Adapter Hardware}.
  131. @b{GDB Debug:} It allows ARM7 (ARM7TDMI and ARM720t), ARM9 (ARM920T,
  132. ARM922T, ARM926EJ--S, ARM966E--S), XScale (PXA25x, IXP42x) and
  133. Cortex-M3 (Stellaris LM3 and ST STM32) based cores to be
  134. debugged via the GDB protocol.
  135. @b{Flash Programing:} Flash writing is supported for external CFI
  136. compatible NOR flashes (Intel and AMD/Spansion command set) and several
  137. internal flashes (LPC1700, LPC2000, AT91SAM7, AT91SAM3U, STR7x, STR9x, LM3, and
  138. STM32x). Preliminary support for various NAND flash controllers
  139. (LPC3180, Orion, S3C24xx, more) controller is included.
  140. @section OpenOCD Web Site
  141. The OpenOCD web site provides the latest public news from the community:
  142. @uref{}
  143. @section Latest User's Guide:
  144. The user's guide you are now reading may not be the latest one
  145. available. A version for more recent code may be available.
  146. Its HTML form is published irregularly at:
  147. @uref{}
  148. PDF form is likewise published at:
  149. @uref{}
  150. @section OpenOCD User's Forum
  151. There is an OpenOCD forum (phpBB) hosted by SparkFun,
  152. which might be helpful to you. Note that if you want
  153. anything to come to the attention of developers, you
  154. should post it to the OpenOCD Developer Mailing List
  155. instead of this forum.
  156. @uref{}
  157. @node Developers
  158. @chapter OpenOCD Developer Resources
  159. @cindex developers
  160. If you are interested in improving the state of OpenOCD's debugging and
  161. testing support, new contributions will be welcome. Motivated developers
  162. can produce new target, flash or interface drivers, improve the
  163. documentation, as well as more conventional bug fixes and enhancements.
  164. The resources in this chapter are available for developers wishing to explore
  165. or expand the OpenOCD source code.
  166. @section OpenOCD GIT Repository
  167. During the 0.3.x release cycle, OpenOCD switched from Subversion to
  168. a GIT repository hosted at SourceForge. The repository URL is:
  169. @uref{git://}
  170. You may prefer to use a mirror and the HTTP protocol:
  171. @uref{}
  172. With standard GIT tools, use @command{git clone} to initialize
  173. a local repository, and @command{git pull} to update it.
  174. There are also gitweb pages letting you browse the repository
  175. with a web browser, or download arbitrary snapshots without
  176. needing a GIT client:
  177. @uref{}
  178. @uref{}
  179. The @file{README} file contains the instructions for building the project
  180. from the repository or a snapshot.
  181. Developers that want to contribute patches to the OpenOCD system are
  182. @b{strongly} encouraged to work against mainline.
  183. Patches created against older versions may require additional
  184. work from their submitter in order to be updated for newer releases.
  185. @section Doxygen Developer Manual
  186. During the 0.2.x release cycle, the OpenOCD project began
  187. providing a Doxygen reference manual. This document contains more
  188. technical information about the software internals, development
  189. processes, and similar documentation:
  190. @uref{}
  191. This document is a work-in-progress, but contributions would be welcome
  192. to fill in the gaps. All of the source files are provided in-tree,
  193. listed in the Doxyfile configuration in the top of the source tree.
  194. @section OpenOCD Developer Mailing List
  195. The OpenOCD Developer Mailing List provides the primary means of
  196. communication between developers:
  197. @uref{}
  198. Discuss and submit patches to this list.
  199. The @file{HACKING} file contains basic information about how
  200. to prepare patches.
  201. @section OpenOCD Bug Database
  202. During the 0.4.x release cycle the OpenOCD project team began
  203. using Trac for its bug database:
  204. @uref{}
  205. @node Debug Adapter Hardware
  206. @chapter Debug Adapter Hardware
  207. @cindex dongles
  208. @cindex FTDI
  209. @cindex wiggler
  210. @cindex zy1000
  211. @cindex printer port
  212. @cindex USB Adapter
  213. @cindex RTCK
  214. Defined: @b{dongle}: A small device that plugins into a computer and serves as
  215. an adapter .... [snip]
  216. In the OpenOCD case, this generally refers to @b{a small adapter} that
  217. attaches to your computer via USB or the Parallel Printer Port. One
  218. exception is the Zylin ZY1000, packaged as a small box you attach via
  219. an ethernet cable. The Zylin ZY1000 has the advantage that it does not
  220. require any drivers to be installed on the developer PC. It also has
  221. a built in web interface. It supports RTCK/RCLK or adaptive clocking
  222. and has a built in relay to power cycle targets remotely.
  223. @section Choosing a Dongle
  224. There are several things you should keep in mind when choosing a dongle.
  225. @enumerate
  226. @item @b{Transport} Does it support the kind of communication that you need?
  227. OpenOCD focusses mostly on JTAG. Your version may also support
  228. other ways to communicate with target devices.
  229. @item @b{Voltage} What voltage is your target - 1.8, 2.8, 3.3, or 5V?
  230. Does your dongle support it? You might need a level converter.
  231. @item @b{Pinout} What pinout does your target board use?
  232. Does your dongle support it? You may be able to use jumper
  233. wires, or an "octopus" connector, to convert pinouts.
  234. @item @b{Connection} Does your computer have the USB, printer, or
  235. Ethernet port needed?
  236. @item @b{RTCK} Do you expect to use it with ARM chips and boards with
  237. RTCK support? Also known as ``adaptive clocking''
  238. @end enumerate
  239. @section Stand alone Systems
  240. @b{ZY1000} See: @url{} Technically, not a
  241. dongle, but a standalone box. The ZY1000 has the advantage that it does
  242. not require any drivers installed on the developer PC. It also has
  243. a built in web interface. It supports RTCK/RCLK or adaptive clocking
  244. and has a built in relay to power cycle targets remotely.
  245. @section USB FT2232 Based
  246. There are many USB JTAG dongles on the market, many of them are based
  247. on a chip from ``Future Technology Devices International'' (FTDI)
  248. known as the FTDI FT2232; this is a USB full speed (12 Mbps) chip.
  249. See: @url{} for more information.
  250. In summer 2009, USB high speed (480 Mbps) versions of these FTDI
  251. chips are starting to become available in JTAG adapters. (Adapters
  252. using those high speed FT2232H chips may support adaptive clocking.)
  253. The FT2232 chips are flexible enough to support some other
  254. transport options, such as SWD or the SPI variants used to
  255. program some chips. They have two communications channels,
  256. and one can be used for a UART adapter at the same time the
  257. other one is used to provide a debug adapter.
  258. Also, some development boards integrate an FT2232 chip to serve as
  259. a built-in low cost debug adapter and usb-to-serial solution.
  260. @itemize @bullet
  261. @item @b{usbjtag}
  262. @* Link @url{}
  263. @item @b{jtagkey}
  264. @* See: @url{}
  265. @item @b{jtagkey2}
  266. @* See: @url{}
  267. @item @b{oocdlink}
  268. @* See: @url{} By Joern Kaipf
  269. @item @b{signalyzer}
  270. @* See: @url{}
  271. @item @b{Stellaris Eval Boards}
  272. @* See: @url{} - The Stellaris eval boards
  273. bundle FT2232-based JTAG and SWD support, which can be used to debug
  274. the Stellaris chips. Using separate JTAG adapters is optional.
  275. These boards can also be used in a "pass through" mode as JTAG adapters
  276. to other target boards, disabling the Stellaris chip.
  277. @item @b{Luminary ICDI}
  278. @* See: @url{} - Luminary In-Circuit Debug
  279. Interface (ICDI) Boards are included in Stellaris LM3S9B9x
  280. Evaluation Kits. Like the non-detachable FT2232 support on the other
  281. Stellaris eval boards, they can be used to debug other target boards.
  282. @item @b{olimex-jtag}
  283. @* See: @url{}
  284. @item @b{flyswatter}
  285. @* See: @url{}
  286. @item @b{turtelizer2}
  287. @* See:
  288. @uref{, Turtelizer 2}, or
  289. @url{}
  290. @item @b{comstick}
  291. @* Link: @url{}
  292. @item @b{stm32stick}
  293. @* Link @url{}
  294. @item @b{axm0432_jtag}
  295. @* Axiom AXM-0432 Link @url{}
  296. @item @b{cortino}
  297. @* Link @url{}
  298. @item @b{dlp-usb1232h}
  299. @* Link @url{}
  300. @end itemize
  301. @section USB-JTAG / Altera USB-Blaster compatibles
  302. These devices also show up as FTDI devices, but are not
  303. protocol-compatible with the FT2232 devices. They are, however,
  304. protocol-compatible among themselves. USB-JTAG devices typically consist
  305. of a FT245 followed by a CPLD that understands a particular protocol,
  306. or emulate this protocol using some other hardware.
  307. They may appear under different USB VID/PID depending on the particular
  308. product. The driver can be configured to search for any VID/PID pair
  309. (see the section on driver commands).
  310. @itemize
  311. @item @b{USB-JTAG} Kolja Waschk's USB Blaster-compatible adapter
  312. @* Link: @url{}
  313. @item @b{Altera USB-Blaster}
  314. @* Link: @url{}
  315. @end itemize
  316. @section USB JLINK based
  317. There are several OEM versions of the Segger @b{JLINK} adapter. It is
  318. an example of a micro controller based JTAG adapter, it uses an
  319. AT91SAM764 internally.
  320. @itemize @bullet
  321. @item @b{ATMEL SAMICE} Only works with ATMEL chips!
  322. @* Link: @url{}
  323. @item @b{SEGGER JLINK}
  324. @* Link: @url{}
  325. @item @b{IAR J-Link}
  326. @* Link: @url{}
  327. @end itemize
  328. @section USB RLINK based
  329. Raisonance has an adapter called @b{RLink}. It exists in a stripped-down form on the STM32 Primer, permanently attached to the JTAG lines. It also exists on the STM32 Primer2, but that is wired for SWD and not JTAG, thus not supported.
  330. @itemize @bullet
  331. @item @b{Raisonance RLink}
  332. @* Link: @url{}
  333. @item @b{STM32 Primer}
  334. @* Link: @url{}
  335. @item @b{STM32 Primer2}
  336. @* Link: @url{}
  337. @end itemize
  338. @section USB ST-LINK based
  339. ST Micro has an adapter called @b{ST-LINK}.
  340. They only works with ST Micro chips, notably STM32 and STM8.
  341. @itemize @bullet
  342. @item @b{ST-LINK}
  343. @* This is available standalone and as part of some kits, eg. STM32VLDISCOVERY.
  344. @* Link: @url{}
  345. @item @b{ST-LINK/V2}
  346. @* This is available standalone and as part of some kits, eg. STM32F4DISCOVERY.
  347. @* Link: @url{}
  348. @end itemize
  349. For info the original ST-LINK enumerates using the mass storage usb class, however
  350. it's implementation is completely broken. The result is this causes issues under linux.
  351. The simplest solution is to get linux to ignore the ST-LINK using one of the following method's:
  352. @itemize @bullet
  353. @item modprobe -r usb-storage && modprobe usb-storage quirks=483:3744:i
  354. @item add "options usb-storage quirks=483:3744:i" to /etc/modprobe.conf
  355. @end itemize
  356. @section USB Other
  357. @itemize @bullet
  358. @item @b{USBprog}
  359. @* Link: @url{} - which uses an Atmel MEGA32 and a UBN9604
  360. @item @b{USB - Presto}
  361. @* Link: @url{}
  362. @item @b{Versaloon-Link}
  363. @* Link: @url{}
  364. @item @b{ARM-JTAG-EW}
  365. @* Link: @url{}
  366. @item @b{Buspirate}
  367. @* Link: @url{}
  368. @end itemize
  369. @section IBM PC Parallel Printer Port Based
  370. The two well known ``JTAG Parallel Ports'' cables are the Xilnx DLC5
  371. and the MacGraigor Wiggler. There are many clones and variations of
  372. these on the market.
  373. Note that parallel ports are becoming much less common, so if you
  374. have the choice you should probably avoid these adapters in favor
  375. of USB-based ones.
  376. @itemize @bullet
  377. @item @b{Wiggler} - There are many clones of this.
  378. @* Link: @url{}
  379. @item @b{DLC5} - From XILINX - There are many clones of this
  380. @* Link: Search the web for: ``XILINX DLC5'' - it is no longer
  381. produced, PDF schematics are easily found and it is easy to make.
  382. @item @b{Amontec - JTAG Accelerator}
  383. @* Link: @url{}
  384. @item @b{GW16402}
  385. @* Link: @url{}
  386. @item @b{Wiggler2}
  387. @*@uref{,
  388. Improved parallel-port wiggler-style JTAG adapter}
  389. @item @b{Wiggler_ntrst_inverted}
  390. @* Yet another variation - See the source code, src/jtag/parport.c
  391. @item @b{old_amt_wiggler}
  392. @* Unknown - probably not on the market today
  393. @item @b{arm-jtag}
  394. @* Link: Most likely @url{} [another wiggler clone]
  395. @item @b{chameleon}
  396. @* Link: @url{}
  397. @item @b{Triton}
  398. @* Unknown.
  399. @item @b{Lattice}
  400. @* ispDownload from Lattice Semiconductor
  401. @url{}
  402. @item @b{flashlink}
  403. @* From ST Microsystems;
  404. @uref{,
  405. FlashLINK JTAG programing cable for PSD and uPSD}
  406. @end itemize
  407. @section Other...
  408. @itemize @bullet
  409. @item @b{ep93xx}
  410. @* An EP93xx based Linux machine using the GPIO pins directly.
  411. @item @b{at91rm9200}
  412. @* Like the EP93xx - but an ATMEL AT91RM9200 based solution using the GPIO pins on the chip.
  413. @end itemize
  414. @node About Jim-Tcl
  415. @chapter About Jim-Tcl
  416. @cindex Jim-Tcl
  417. @cindex tcl
  418. OpenOCD uses a small ``Tcl Interpreter'' known as Jim-Tcl.
  419. This programming language provides a simple and extensible
  420. command interpreter.
  421. All commands presented in this Guide are extensions to Jim-Tcl.
  422. You can use them as simple commands, without needing to learn
  423. much of anything about Tcl.
  424. Alternatively, can write Tcl programs with them.
  425. You can learn more about Jim at its website, @url{}.
  426. There is an active and responsive community, get on the mailing list
  427. if you have any questions. Jim-Tcl maintainers also lurk on the
  428. OpenOCD mailing list.
  429. @itemize @bullet
  430. @item @b{Jim vs. Tcl}
  431. @* Jim-Tcl is a stripped down version of the well known Tcl language,
  432. which can be found here: @url{}. Jim-Tcl has far
  433. fewer features. Jim-Tcl is several dozens of .C files and .H files and
  434. implements the basic Tcl command set. In contrast: Tcl 8.6 is a
  435. 4.2 MB .zip file containing 1540 files.
  436. @item @b{Missing Features}
  437. @* Our practice has been: Add/clone the real Tcl feature if/when
  438. needed. We welcome Jim-Tcl improvements, not bloat. Also there
  439. are a large number of optional Jim-Tcl features that are not
  440. enabled in OpenOCD.
  441. @item @b{Scripts}
  442. @* OpenOCD configuration scripts are Jim-Tcl Scripts. OpenOCD's
  443. command interpreter today is a mixture of (newer)
  444. Jim-Tcl commands, and (older) the orginal command interpreter.
  445. @item @b{Commands}
  446. @* At the OpenOCD telnet command line (or via the GDB monitor command) one
  447. can type a Tcl for() loop, set variables, etc.
  448. Some of the commands documented in this guide are implemented
  449. as Tcl scripts, from a @file{startup.tcl} file internal to the server.
  450. @item @b{Historical Note}
  451. @* Jim-Tcl was introduced to OpenOCD in spring 2008. Fall 2010,
  452. before OpenOCD 0.5 release OpenOCD switched to using Jim Tcl
  453. as a git submodule, which greatly simplified upgrading Jim Tcl
  454. to benefit from new features and bugfixes in Jim Tcl.
  455. @item @b{Need a crash course in Tcl?}
  456. @*@xref{Tcl Crash Course}.
  457. @end itemize
  458. @node Running
  459. @chapter Running
  460. @cindex command line options
  461. @cindex logfile
  462. @cindex directory search
  463. Properly installing OpenOCD sets up your operating system to grant it access
  464. to the debug adapters. On Linux, this usually involves installing a file
  465. in @file{/etc/udev/rules.d,} so OpenOCD has permissions. MS-Windows needs
  466. complex and confusing driver configuration for every peripheral. Such issues
  467. are unique to each operating system, and are not detailed in this User's Guide.
  468. Then later you will invoke the OpenOCD server, with various options to
  469. tell it how each debug session should work.
  470. The @option{--help} option shows:
  471. @verbatim
  472. bash$ openocd --help
  473. --help | -h display this help
  474. --version | -v display OpenOCD version
  475. --file | -f use configuration file <name>
  476. --search | -s dir to search for config files and scripts
  477. --debug | -d set debug level <0-3>
  478. --log_output | -l redirect log output to file <name>
  479. --command | -c run <command>
  480. @end verbatim
  481. If you don't give any @option{-f} or @option{-c} options,
  482. OpenOCD tries to read the configuration file @file{openocd.cfg}.
  483. To specify one or more different
  484. configuration files, use @option{-f} options. For example:
  485. @example
  486. openocd -f config1.cfg -f config2.cfg -f config3.cfg
  487. @end example
  488. Configuration files and scripts are searched for in
  489. @enumerate
  490. @item the current directory,
  491. @item any search dir specified on the command line using the @option{-s} option,
  492. @item any search dir specified using the @command{add_script_search_dir} command,
  493. @item @file{$HOME/.openocd} (not on Windows),
  494. @item the site wide script library @file{$pkgdatadir/site} and
  495. @item the OpenOCD-supplied script library @file{$pkgdatadir/scripts}.
  496. @end enumerate
  497. The first found file with a matching file name will be used.
  498. @quotation Note
  499. Don't try to use configuration script names or paths which
  500. include the "#" character. That character begins Tcl comments.
  501. @end quotation
  502. @section Simple setup, no customization
  503. In the best case, you can use two scripts from one of the script
  504. libraries, hook up your JTAG adapter, and start the server ... and
  505. your JTAG setup will just work "out of the box". Always try to
  506. start by reusing those scripts, but assume you'll need more
  507. customization even if this works. @xref{OpenOCD Project Setup}.
  508. If you find a script for your JTAG adapter, and for your board or
  509. target, you may be able to hook up your JTAG adapter then start
  510. the server like:
  511. @example
  512. openocd -f interface/ADAPTER.cfg -f board/MYBOARD.cfg
  513. @end example
  514. You might also need to configure which reset signals are present,
  515. using @option{-c 'reset_config trst_and_srst'} or something similar.
  516. If all goes well you'll see output something like
  517. @example
  518. Open On-Chip Debugger 0.4.0 (2010-01-14-15:06)
  519. For bug reports, read
  521. Info : JTAG tap: lm3s.cpu tap/device found: 0x3ba00477
  522. (mfg: 0x23b, part: 0xba00, ver: 0x3)
  523. @end example
  524. Seeing that "tap/device found" message, and no warnings, means
  525. the JTAG communication is working. That's a key milestone, but
  526. you'll probably need more project-specific setup.
  527. @section What OpenOCD does as it starts
  528. OpenOCD starts by processing the configuration commands provided
  529. on the command line or, if there were no @option{-c command} or
  530. @option{-f file.cfg} options given, in @file{openocd.cfg}.
  531. @xref{Configuration Stage}.
  532. At the end of the configuration stage it verifies the JTAG scan
  533. chain defined using those commands; your configuration should
  534. ensure that this always succeeds.
  535. Normally, OpenOCD then starts running as a daemon.
  536. Alternatively, commands may be used to terminate the configuration
  537. stage early, perform work (such as updating some flash memory),
  538. and then shut down without acting as a daemon.
  539. Once OpenOCD starts running as a daemon, it waits for connections from
  540. clients (Telnet, GDB, Other) and processes the commands issued through
  541. those channels.
  542. If you are having problems, you can enable internal debug messages via
  543. the @option{-d} option.
  544. Also it is possible to interleave Jim-Tcl commands w/config scripts using the
  545. @option{-c} command line switch.
  546. To enable debug output (when reporting problems or working on OpenOCD
  547. itself), use the @option{-d} command line switch. This sets the
  548. @option{debug_level} to "3", outputting the most information,
  549. including debug messages. The default setting is "2", outputting only
  550. informational messages, warnings and errors. You can also change this
  551. setting from within a telnet or gdb session using @command{debug_level
  552. <n>} (@pxref{debug_level}).
  553. You can redirect all output from the daemon to a file using the
  554. @option{-l <logfile>} switch.
  555. Note! OpenOCD will launch the GDB & telnet server even if it can not
  556. establish a connection with the target. In general, it is possible for
  557. the JTAG controller to be unresponsive until the target is set up
  558. correctly via e.g. GDB monitor commands in a GDB init script.
  559. @node OpenOCD Project Setup
  560. @chapter OpenOCD Project Setup
  561. To use OpenOCD with your development projects, you need to do more than
  562. just connecting the JTAG adapter hardware (dongle) to your development board
  563. and then starting the OpenOCD server.
  564. You also need to configure that server so that it knows
  565. about that adapter and board, and helps your work.
  566. You may also want to connect OpenOCD to GDB, possibly
  567. using Eclipse or some other GUI.
  568. @section Hooking up the JTAG Adapter
  569. Today's most common case is a dongle with a JTAG cable on one side
  570. (such as a ribbon cable with a 10-pin or 20-pin IDC connector)
  571. and a USB cable on the other.
  572. Instead of USB, some cables use Ethernet;
  573. older ones may use a PC parallel port, or even a serial port.
  574. @enumerate
  575. @item @emph{Start with power to your target board turned off},
  576. and nothing connected to your JTAG adapter.
  577. If you're particularly paranoid, unplug power to the board.
  578. It's important to have the ground signal properly set up,
  579. unless you are using a JTAG adapter which provides
  580. galvanic isolation between the target board and the
  581. debugging host.
  582. @item @emph{Be sure it's the right kind of JTAG connector.}
  583. If your dongle has a 20-pin ARM connector, you need some kind
  584. of adapter (or octopus, see below) to hook it up to
  585. boards using 14-pin or 10-pin connectors ... or to 20-pin
  586. connectors which don't use ARM's pinout.
  587. In the same vein, make sure the voltage levels are compatible.
  588. Not all JTAG adapters have the level shifters needed to work
  589. with 1.2 Volt boards.
  590. @item @emph{Be certain the cable is properly oriented} or you might
  591. damage your board. In most cases there are only two possible
  592. ways to connect the cable.
  593. Connect the JTAG cable from your adapter to the board.
  594. Be sure it's firmly connected.
  595. In the best case, the connector is keyed to physically
  596. prevent you from inserting it wrong.
  597. This is most often done using a slot on the board's male connector
  598. housing, which must match a key on the JTAG cable's female connector.
  599. If there's no housing, then you must look carefully and
  600. make sure pin 1 on the cable hooks up to pin 1 on the board.
  601. Ribbon cables are frequently all grey except for a wire on one
  602. edge, which is red. The red wire is pin 1.
  603. Sometimes dongles provide cables where one end is an ``octopus'' of
  604. color coded single-wire connectors, instead of a connector block.
  605. These are great when converting from one JTAG pinout to another,
  606. but are tedious to set up.
  607. Use these with connector pinout diagrams to help you match up the
  608. adapter signals to the right board pins.
  609. @item @emph{Connect the adapter's other end} once the JTAG cable is connected.
  610. A USB, parallel, or serial port connector will go to the host which
  611. you are using to run OpenOCD.
  612. For Ethernet, consult the documentation and your network administrator.
  613. For USB based JTAG adapters you have an easy sanity check at this point:
  614. does the host operating system see the JTAG adapter? If that host is an
  615. MS-Windows host, you'll need to install a driver before OpenOCD works.
  616. @item @emph{Connect the adapter's power supply, if needed.}
  617. This step is primarily for non-USB adapters,
  618. but sometimes USB adapters need extra power.
  619. @item @emph{Power up the target board.}
  620. Unless you just let the magic smoke escape,
  621. you're now ready to set up the OpenOCD server
  622. so you can use JTAG to work with that board.
  623. @end enumerate
  624. Talk with the OpenOCD server using
  625. telnet (@code{telnet localhost 4444} on many systems) or GDB.
  626. @xref{GDB and OpenOCD}.
  627. @section Project Directory
  628. There are many ways you can configure OpenOCD and start it up.
  629. A simple way to organize them all involves keeping a
  630. single directory for your work with a given board.
  631. When you start OpenOCD from that directory,
  632. it searches there first for configuration files, scripts,
  633. files accessed through semihosting,
  634. and for code you upload to the target board.
  635. It is also the natural place to write files,
  636. such as log files and data you download from the board.
  637. @section Configuration Basics
  638. There are two basic ways of configuring OpenOCD, and
  639. a variety of ways you can mix them.
  640. Think of the difference as just being how you start the server:
  641. @itemize
  642. @item Many @option{-f file} or @option{-c command} options on the command line
  643. @item No options, but a @dfn{user config file}
  644. in the current directory named @file{openocd.cfg}
  645. @end itemize
  646. Here is an example @file{openocd.cfg} file for a setup
  647. using a Signalyzer FT2232-based JTAG adapter to talk to
  648. a board with an Atmel AT91SAM7X256 microcontroller:
  649. @example
  650. source [find interface/signalyzer.cfg]
  651. # GDB can also flash my flash!
  652. gdb_memory_map enable
  653. gdb_flash_program enable
  654. source [find target/sam7x256.cfg]
  655. @end example
  656. Here is the command line equivalent of that configuration:
  657. @example
  658. openocd -f interface/signalyzer.cfg \
  659. -c "gdb_memory_map enable" \
  660. -c "gdb_flash_program enable" \
  661. -f target/sam7x256.cfg
  662. @end example
  663. You could wrap such long command lines in shell scripts,
  664. each supporting a different development task.
  665. One might re-flash the board with a specific firmware version.
  666. Another might set up a particular debugging or run-time environment.
  667. @quotation Important
  668. At this writing (October 2009) the command line method has
  669. problems with how it treats variables.
  670. For example, after @option{-c "set VAR value"}, or doing the
  671. same in a script, the variable @var{VAR} will have no value
  672. that can be tested in a later script.
  673. @end quotation
  674. Here we will focus on the simpler solution: one user config
  675. file, including basic configuration plus any TCL procedures
  676. to simplify your work.
  677. @section User Config Files
  678. @cindex config file, user
  679. @cindex user config file
  680. @cindex config file, overview
  681. A user configuration file ties together all the parts of a project
  682. in one place.
  683. One of the following will match your situation best:
  684. @itemize
  685. @item Ideally almost everything comes from configuration files
  686. provided by someone else.
  687. For example, OpenOCD distributes a @file{scripts} directory
  688. (probably in @file{/usr/share/openocd/scripts} on Linux).
  689. Board and tool vendors can provide these too, as can individual
  690. user sites; the @option{-s} command line option lets you say
  691. where to find these files. (@xref{Running}.)
  692. The AT91SAM7X256 example above works this way.
  693. Three main types of non-user configuration file each have their
  694. own subdirectory in the @file{scripts} directory:
  695. @enumerate
  696. @item @b{interface} -- one for each different debug adapter;
  697. @item @b{board} -- one for each different board
  698. @item @b{target} -- the chips which integrate CPUs and other JTAG TAPs
  699. @end enumerate
  700. Best case: include just two files, and they handle everything else.
  701. The first is an interface config file.
  702. The second is board-specific, and it sets up the JTAG TAPs and
  703. their GDB targets (by deferring to some @file{target.cfg} file),
  704. declares all flash memory, and leaves you nothing to do except
  705. meet your deadline:
  706. @example
  707. source [find interface/olimex-jtag-tiny.cfg]
  708. source [find board/csb337.cfg]
  709. @end example
  710. Boards with a single microcontroller often won't need more
  711. than the target config file, as in the AT91SAM7X256 example.
  712. That's because there is no external memory (flash, DDR RAM), and
  713. the board differences are encapsulated by application code.
  714. @item Maybe you don't know yet what your board looks like to JTAG.
  715. Once you know the @file{interface.cfg} file to use, you may
  716. need help from OpenOCD to discover what's on the board.
  717. Once you find the JTAG TAPs, you can just search for appropriate
  718. target and board
  719. configuration files ... or write your own, from the bottom up.
  720. @xref{Autoprobing}.
  721. @item You can often reuse some standard config files but
  722. need to write a few new ones, probably a @file{board.cfg} file.
  723. You will be using commands described later in this User's Guide,
  724. and working with the guidelines in the next chapter.
  725. For example, there may be configuration files for your JTAG adapter
  726. and target chip, but you need a new board-specific config file
  727. giving access to your particular flash chips.
  728. Or you might need to write another target chip configuration file
  729. for a new chip built around the Cortex M3 core.
  730. @quotation Note
  731. When you write new configuration files, please submit
  732. them for inclusion in the next OpenOCD release.
  733. For example, a @file{board/newboard.cfg} file will help the
  734. next users of that board, and a @file{target/newcpu.cfg}
  735. will help support users of any board using that chip.
  736. @end quotation
  737. @item
  738. You may may need to write some C code.
  739. It may be as simple as a supporting a new ft2232 or parport
  740. based adapter; a bit more involved, like a NAND or NOR flash
  741. controller driver; or a big piece of work like supporting
  742. a new chip architecture.
  743. @end itemize
  744. Reuse the existing config files when you can.
  745. Look first in the @file{scripts/boards} area, then @file{scripts/targets}.
  746. You may find a board configuration that's a good example to follow.
  747. When you write config files, separate the reusable parts
  748. (things every user of that interface, chip, or board needs)
  749. from ones specific to your environment and debugging approach.
  750. @itemize
  751. @item
  752. For example, a @code{gdb-attach} event handler that invokes
  753. the @command{reset init} command will interfere with debugging
  754. early boot code, which performs some of the same actions
  755. that the @code{reset-init} event handler does.
  756. @item
  757. Likewise, the @command{arm9 vector_catch} command (or
  758. @cindex vector_catch
  759. its siblings @command{xscale vector_catch}
  760. and @command{cortex_m3 vector_catch}) can be a timesaver
  761. during some debug sessions, but don't make everyone use that either.
  762. Keep those kinds of debugging aids in your user config file,
  763. along with messaging and tracing setup.
  764. (@xref{Software Debug Messages and Tracing}.)
  765. @item
  766. You might need to override some defaults.
  767. For example, you might need to move, shrink, or back up the target's
  768. work area if your application needs much SRAM.
  769. @item
  770. TCP/IP port configuration is another example of something which
  771. is environment-specific, and should only appear in
  772. a user config file. @xref{TCP/IP Ports}.
  773. @end itemize
  774. @section Project-Specific Utilities
  775. A few project-specific utility
  776. routines may well speed up your work.
  777. Write them, and keep them in your project's user config file.
  778. For example, if you are making a boot loader work on a
  779. board, it's nice to be able to debug the ``after it's
  780. loaded to RAM'' parts separately from the finicky early
  781. code which sets up the DDR RAM controller and clocks.
  782. A script like this one, or a more GDB-aware sibling,
  783. may help:
  784. @example
  785. proc ramboot @{ @} @{
  786. # Reset, running the target's "reset-init" scripts
  787. # to initialize clocks and the DDR RAM controller.
  788. # Leave the CPU halted.
  789. reset init
  790. # Load CONFIG_SKIP_LOWLEVEL_INIT version into DDR RAM.
  791. load_image u-boot.bin 0x20000000
  792. # Start running.
  793. resume 0x20000000
  794. @}
  795. @end example
  796. Then once that code is working you will need to make it
  797. boot from NOR flash; a different utility would help.
  798. Alternatively, some developers write to flash using GDB.
  799. (You might use a similar script if you're working with a flash
  800. based microcontroller application instead of a boot loader.)
  801. @example
  802. proc newboot @{ @} @{
  803. # Reset, leaving the CPU halted. The "reset-init" event
  804. # proc gives faster access to the CPU and to NOR flash;
  805. # "reset halt" would be slower.
  806. reset init
  807. # Write standard version of U-Boot into the first two
  808. # sectors of NOR flash ... the standard version should
  809. # do the same lowlevel init as "reset-init".
  810. flash protect 0 0 1 off
  811. flash erase_sector 0 0 1
  812. flash write_bank 0 u-boot.bin 0x0
  813. flash protect 0 0 1 on
  814. # Reboot from scratch using that new boot loader.
  815. reset run
  816. @}
  817. @end example
  818. You may need more complicated utility procedures when booting
  819. from NAND.
  820. That often involves an extra bootloader stage,
  821. running from on-chip SRAM to perform DDR RAM setup so it can load
  822. the main bootloader code (which won't fit into that SRAM).
  823. Other helper scripts might be used to write production system images,
  824. involving considerably more than just a three stage bootloader.
  825. @section Target Software Changes
  826. Sometimes you may want to make some small changes to the software
  827. you're developing, to help make JTAG debugging work better.
  828. For example, in C or assembly language code you might
  829. use @code{#ifdef JTAG_DEBUG} (or its converse) around code
  830. handling issues like:
  831. @itemize @bullet
  832. @item @b{Watchdog Timers}...
  833. Watchog timers are typically used to automatically reset systems if
  834. some application task doesn't periodically reset the timer. (The
  835. assumption is that the system has locked up if the task can't run.)
  836. When a JTAG debugger halts the system, that task won't be able to run
  837. and reset the timer ... potentially causing resets in the middle of
  838. your debug sessions.
  839. It's rarely a good idea to disable such watchdogs, since their usage
  840. needs to be debugged just like all other parts of your firmware.
  841. That might however be your only option.
  842. Look instead for chip-specific ways to stop the watchdog from counting
  843. while the system is in a debug halt state. It may be simplest to set
  844. that non-counting mode in your debugger startup scripts. You may however
  845. need a different approach when, for example, a motor could be physically
  846. damaged by firmware remaining inactive in a debug halt state. That might
  847. involve a type of firmware mode where that "non-counting" mode is disabled
  848. at the beginning then re-enabled at the end; a watchdog reset might fire
  849. and complicate the debug session, but hardware (or people) would be
  850. protected.@footnote{Note that many systems support a "monitor mode" debug
  851. that is a somewhat cleaner way to address such issues. You can think of
  852. it as only halting part of the system, maybe just one task,
  853. instead of the whole thing.
  854. At this writing, January 2010, OpenOCD based debugging does not support
  855. monitor mode debug, only "halt mode" debug.}
  856. @item @b{ARM Semihosting}...
  857. @cindex ARM semihosting
  858. When linked with a special runtime library provided with many
  859. toolchains@footnote{See chapter 8 "Semihosting" in
  860. @uref{,
  861. ARM DUI 0203I}, the "RealView Compilation Tools Developer Guide".
  862. The CodeSourcery EABI toolchain also includes a semihosting library.},
  863. your target code can use I/O facilities on the debug host. That library
  864. provides a small set of system calls which are handled by OpenOCD.
  865. It can let the debugger provide your system console and a file system,
  866. helping with early debugging or providing a more capable environment
  867. for sometimes-complex tasks like installing system firmware onto
  868. NAND or SPI flash.
  869. @item @b{ARM Wait-For-Interrupt}...
  870. Many ARM chips synchronize the JTAG clock using the core clock.
  871. Low power states which stop that core clock thus prevent JTAG access.
  872. Idle loops in tasking environments often enter those low power states
  873. via the @code{WFI} instruction (or its coprocessor equivalent, before ARMv7).
  874. You may want to @emph{disable that instruction} in source code,
  875. or otherwise prevent using that state,
  876. to ensure you can get JTAG access at any time.@footnote{As a more
  877. polite alternative, some processors have special debug-oriented
  878. registers which can be used to change various features including
  879. how the low power states are clocked while debugging.
  880. The STM32 DBGMCU_CR register is an example; at the cost of extra
  881. power consumption, JTAG can be used during low power states.}
  882. For example, the OpenOCD @command{halt} command may not
  883. work for an idle processor otherwise.
  884. @item @b{Delay after reset}...
  885. Not all chips have good support for debugger access
  886. right after reset; many LPC2xxx chips have issues here.
  887. Similarly, applications that reconfigure pins used for
  888. JTAG access as they start will also block debugger access.
  889. To work with boards like this, @emph{enable a short delay loop}
  890. the first thing after reset, before "real" startup activities.
  891. For example, one second's delay is usually more than enough
  892. time for a JTAG debugger to attach, so that
  893. early code execution can be debugged
  894. or firmware can be replaced.
  895. @item @b{Debug Communications Channel (DCC)}...
  896. Some processors include mechanisms to send messages over JTAG.
  897. Many ARM cores support these, as do some cores from other vendors.
  898. (OpenOCD may be able to use this DCC internally, speeding up some
  899. operations like writing to memory.)
  900. Your application may want to deliver various debugging messages
  901. over JTAG, by @emph{linking with a small library of code}
  902. provided with OpenOCD and using the utilities there to send
  903. various kinds of message.
  904. @xref{Software Debug Messages and Tracing}.
  905. @end itemize
  906. @section Target Hardware Setup
  907. Chip vendors often provide software development boards which
  908. are highly configurable, so that they can support all options
  909. that product boards may require. @emph{Make sure that any
  910. jumpers or switches match the system configuration you are
  911. working with.}
  912. Common issues include:
  913. @itemize @bullet
  914. @item @b{JTAG setup} ...
  915. Boards may support more than one JTAG configuration.
  916. Examples include jumpers controlling pullups versus pulldowns
  917. on the nTRST and/or nSRST signals, and choice of connectors
  918. (e.g. which of two headers on the base board,
  919. or one from a daughtercard).
  920. For some Texas Instruments boards, you may need to jumper the
  921. EMU0 and EMU1 signals (which OpenOCD won't currently control).
  922. @item @b{Boot Modes} ...
  923. Complex chips often support multiple boot modes, controlled
  924. by external jumpers. Make sure this is set up correctly.
  925. For example many i.MX boards from NXP need to be jumpered
  926. to "ATX mode" to start booting using the on-chip ROM, when
  927. using second stage bootloader code stored in a NAND flash chip.
  928. Such explicit configuration is common, and not limited to
  929. booting from NAND. You might also need to set jumpers to
  930. start booting using code loaded from an MMC/SD card; external
  931. SPI flash; Ethernet, UART, or USB links; NOR flash; OneNAND
  932. flash; some external host; or various other sources.
  933. @item @b{Memory Addressing} ...
  934. Boards which support multiple boot modes may also have jumpers
  935. to configure memory addressing. One board, for example, jumpers
  936. external chipselect 0 (used for booting) to address either
  937. a large SRAM (which must be pre-loaded via JTAG), NOR flash,
  938. or NAND flash. When it's jumpered to address NAND flash, that
  939. board must also be told to start booting from on-chip ROM.
  940. Your @file{board.cfg} file may also need to be told this jumper
  941. configuration, so that it can know whether to declare NOR flash
  942. using @command{flash bank} or instead declare NAND flash with
  943. @command{nand device}; and likewise which probe to perform in
  944. its @code{reset-init} handler.
  945. A closely related issue is bus width. Jumpers might need to
  946. distinguish between 8 bit or 16 bit bus access for the flash
  947. used to start booting.
  948. @item @b{Peripheral Access} ...
  949. Development boards generally provide access to every peripheral
  950. on the chip, sometimes in multiple modes (such as by providing
  951. multiple audio codec chips).
  952. This interacts with software
  953. configuration of pin multiplexing, where for example a
  954. given pin may be routed either to the MMC/SD controller
  955. or the GPIO controller. It also often interacts with
  956. configuration jumpers. One jumper may be used to route
  957. signals to an MMC/SD card slot or an expansion bus (which
  958. might in turn affect booting); others might control which
  959. audio or video codecs are used.
  960. @end itemize
  961. Plus you should of course have @code{reset-init} event handlers
  962. which set up the hardware to match that jumper configuration.
  963. That includes in particular any oscillator or PLL used to clock
  964. the CPU, and any memory controllers needed to access external
  965. memory and peripherals. Without such handlers, you won't be
  966. able to access those resources without working target firmware
  967. which can do that setup ... this can be awkward when you're
  968. trying to debug that target firmware. Even if there's a ROM
  969. bootloader which handles a few issues, it rarely provides full
  970. access to all board-specific capabilities.
  971. @node Config File Guidelines
  972. @chapter Config File Guidelines
  973. This chapter is aimed at any user who needs to write a config file,
  974. including developers and integrators of OpenOCD and any user who
  975. needs to get a new board working smoothly.
  976. It provides guidelines for creating those files.
  977. You should find the following directories under @t{$(INSTALLDIR)/scripts},
  978. with files including the ones listed here.
  979. Use them as-is where you can; or as models for new files.
  980. @itemize @bullet
  981. @item @file{interface} ...
  982. These are for debug adapters.
  983. Files that configure JTAG adapters go here.
  984. @example
  985. $ ls interface
  986. arm-jtag-ew.cfg hitex_str9-comstick.cfg oocdlink.cfg
  987. arm-usb-ocd.cfg icebear.cfg openocd-usb.cfg
  988. at91rm9200.cfg jlink.cfg parport.cfg
  989. axm0432.cfg jtagkey2.cfg parport_dlc5.cfg
  990. calao-usb-a9260-c01.cfg jtagkey.cfg rlink.cfg
  991. calao-usb-a9260-c02.cfg jtagkey-tiny.cfg sheevaplug.cfg
  992. calao-usb-a9260.cfg luminary.cfg signalyzer.cfg
  993. chameleon.cfg luminary-icdi.cfg stm32-stick.cfg
  994. cortino.cfg luminary-lm3s811.cfg turtelizer2.cfg
  995. dummy.cfg olimex-arm-usb-ocd.cfg usbprog.cfg
  996. flyswatter.cfg olimex-jtag-tiny.cfg vsllink.cfg
  997. $
  998. @end example
  999. @item @file{board} ...
  1000. think Circuit Board, PWA, PCB, they go by many names. Board files
  1001. contain initialization items that are specific to a board.
  1002. They reuse target configuration files, since the same
  1003. microprocessor chips are used on many boards,
  1004. but support for external parts varies widely. For
  1005. example, the SDRAM initialization sequence for the board, or the type
  1006. of external flash and what address it uses. Any initialization
  1007. sequence to enable that external flash or SDRAM should be found in the
  1008. board file. Boards may also contain multiple targets: two CPUs; or
  1009. a CPU and an FPGA.
  1010. @example
  1011. $ ls board
  1012. arm_evaluator7t.cfg keil_mcb1700.cfg
  1013. at91rm9200-dk.cfg keil_mcb2140.cfg
  1014. at91sam9g20-ek.cfg linksys_nslu2.cfg
  1015. atmel_at91sam7s-ek.cfg logicpd_imx27.cfg
  1016. atmel_at91sam9260-ek.cfg mini2440.cfg
  1017. atmel_sam3u_ek.cfg olimex_LPC2378STK.cfg
  1018. crossbow_tech_imote2.cfg olimex_lpc_h2148.cfg
  1019. csb337.cfg olimex_sam7_ex256.cfg
  1020. csb732.cfg olimex_sam9_l9260.cfg
  1021. digi_connectcore_wi-9c.cfg olimex_stm32_h103.cfg
  1022. dm355evm.cfg omap2420_h4.cfg
  1023. dm365evm.cfg osk5912.cfg
  1024. dm6446evm.cfg pic-p32mx.cfg
  1025. eir.cfg propox_mmnet1001.cfg
  1026. ek-lm3s1968.cfg pxa255_sst.cfg
  1027. ek-lm3s3748.cfg sheevaplug.cfg
  1028. ek-lm3s811.cfg stm3210e_eval.cfg
  1029. ek-lm3s9b9x.cfg stm32f10x_128k_eval.cfg
  1030. hammer.cfg str910-eval.cfg
  1031. hitex_lpc2929.cfg telo.cfg
  1032. hitex_stm32-performancestick.cfg ti_beagleboard.cfg
  1033. hitex_str9-comstick.cfg topas910.cfg
  1034. iar_str912_sk.cfg topasa900.cfg
  1035. imx27ads.cfg unknown_at91sam9260.cfg
  1036. imx27lnst.cfg x300t.cfg
  1037. imx31pdk.cfg zy1000.cfg
  1038. $
  1039. @end example
  1040. @item @file{target} ...
  1041. think chip. The ``target'' directory represents the JTAG TAPs
  1042. on a chip
  1043. which OpenOCD should control, not a board. Two common types of targets
  1044. are ARM chips and FPGA or CPLD chips.
  1045. When a chip has multiple TAPs (maybe it has both ARM and DSP cores),
  1046. the target config file defines all of them.
  1047. @example
  1048. $ ls target
  1049. aduc702x.cfg imx27.cfg pxa255.cfg
  1050. ar71xx.cfg imx31.cfg pxa270.cfg
  1051. at91eb40a.cfg imx35.cfg readme.txt
  1052. at91r40008.cfg is5114.cfg sam7se512.cfg
  1053. at91rm9200.cfg ixp42x.cfg sam7x256.cfg
  1054. at91sam3u1c.cfg lm3s1968.cfg samsung_s3c2410.cfg
  1055. at91sam3u1e.cfg lm3s3748.cfg samsung_s3c2440.cfg
  1056. at91sam3u2c.cfg lm3s6965.cfg samsung_s3c2450.cfg
  1057. at91sam3u2e.cfg lm3s811.cfg samsung_s3c4510.cfg
  1058. at91sam3u4c.cfg lm3s9b9x.cfg samsung_s3c6410.cfg
  1059. at91sam3u4e.cfg lpc1768.cfg sharp_lh79532.cfg
  1060. at91sam3uXX.cfg lpc2103.cfg smdk6410.cfg
  1061. at91sam7sx.cfg lpc2124.cfg smp8634.cfg
  1062. at91sam9260.cfg lpc2129.cfg stm32f1x.cfg
  1063. c100.cfg lpc2148.cfg str710.cfg
  1064. c100config.tcl lpc2294.cfg str730.cfg
  1065. c100helper.tcl lpc2378.cfg str750.cfg
  1066. c100regs.tcl lpc2478.cfg str912.cfg
  1067. cs351x.cfg lpc2900.cfg telo.cfg
  1068. davinci.cfg mega128.cfg ti_dm355.cfg
  1069. dragonite.cfg netx500.cfg ti_dm365.cfg
  1070. epc9301.cfg omap2420.cfg ti_dm6446.cfg
  1071. feroceon.cfg omap3530.cfg tmpa900.cfg
  1072. icepick.cfg omap5912.cfg tmpa910.cfg
  1073. imx21.cfg pic32mx.cfg xba_revA3.cfg
  1074. $
  1075. @end example
  1076. @item @emph{more} ... browse for other library files which may be useful.
  1077. For example, there are various generic and CPU-specific utilities.
  1078. @end itemize
  1079. The @file{openocd.cfg} user config
  1080. file may override features in any of the above files by
  1081. setting variables before sourcing the target file, or by adding
  1082. commands specific to their situation.
  1083. @section Interface Config Files
  1084. The user config file
  1085. should be able to source one of these files with a command like this:
  1086. @example
  1087. source [find interface/FOOBAR.cfg]
  1088. @end example
  1089. A preconfigured interface file should exist for every debug adapter
  1090. in use today with OpenOCD.
  1091. That said, perhaps some of these config files
  1092. have only been used by the developer who created it.
  1093. A separate chapter gives information about how to set these up.
  1094. @xref{Debug Adapter Configuration}.
  1095. Read the OpenOCD source code (and Developer's Guide)
  1096. if you have a new kind of hardware interface
  1097. and need to provide a driver for it.
  1098. @section Board Config Files
  1099. @cindex config file, board
  1100. @cindex board config file
  1101. The user config file
  1102. should be able to source one of these files with a command like this:
  1103. @example
  1104. source [find board/FOOBAR.cfg]
  1105. @end example
  1106. The point of a board config file is to package everything
  1107. about a given board that user config files need to know.
  1108. In summary the board files should contain (if present)
  1109. @enumerate
  1110. @item One or more @command{source [target/...cfg]} statements
  1111. @item NOR flash configuration (@pxref{NOR Configuration})
  1112. @item NAND flash configuration (@pxref{NAND Configuration})
  1113. @item Target @code{reset} handlers for SDRAM and I/O configuration
  1114. @item JTAG adapter reset configuration (@pxref{Reset Configuration})
  1115. @item All things that are not ``inside a chip''
  1116. @end enumerate
  1117. Generic things inside target chips belong in target config files,
  1118. not board config files. So for example a @code{reset-init} event
  1119. handler should know board-specific oscillator and PLL parameters,
  1120. which it passes to target-specific utility code.
  1121. The most complex task of a board config file is creating such a
  1122. @code{reset-init} event handler.
  1123. Define those handlers last, after you verify the rest of the board
  1124. configuration works.
  1125. @subsection Communication Between Config files
  1126. In addition to target-specific utility code, another way that
  1127. board and target config files communicate is by following a
  1128. convention on how to use certain variables.
  1129. The full Tcl/Tk language supports ``namespaces'', but Jim-Tcl does not.
  1130. Thus the rule we follow in OpenOCD is this: Variables that begin with
  1131. a leading underscore are temporary in nature, and can be modified and
  1132. used at will within a target configuration file.
  1133. Complex board config files can do the things like this,
  1134. for a board with three chips:
  1135. @example
  1136. # Chip #1: PXA270 for network side, big endian
  1137. set CHIPNAME network
  1138. set ENDIAN big
  1139. source [find target/pxa270.cfg]
  1140. # on return: _TARGETNAME = network.cpu
  1141. # other commands can refer to the "network.cpu" target.
  1142. $_TARGETNAME configure .... events for this CPU..
  1143. # Chip #2: PXA270 for video side, little endian
  1144. set CHIPNAME video
  1145. set ENDIAN little
  1146. source [find target/pxa270.cfg]
  1147. # on return: _TARGETNAME = video.cpu
  1148. # other commands can refer to the "video.cpu" target.
  1149. $_TARGETNAME configure .... events for this CPU..
  1150. # Chip #3: Xilinx FPGA for glue logic
  1151. set CHIPNAME xilinx
  1152. unset ENDIAN
  1153. source [find target/spartan3.cfg]
  1154. @end example
  1155. That example is oversimplified because it doesn't show any flash memory,
  1156. or the @code{reset-init} event handlers to initialize external DRAM
  1157. or (assuming it needs it) load a configuration into the FPGA.
  1158. Such features are usually needed for low-level work with many boards,
  1159. where ``low level'' implies that the board initialization software may
  1160. not be working. (That's a common reason to need JTAG tools. Another
  1161. is to enable working with microcontroller-based systems, which often
  1162. have no debugging support except a JTAG connector.)
  1163. Target config files may also export utility functions to board and user
  1164. config files. Such functions should use name prefixes, to help avoid
  1165. naming collisions.
  1166. Board files could also accept input variables from user config files.
  1167. For example, there might be a @code{J4_JUMPER} setting used to identify
  1168. what kind of flash memory a development board is using, or how to set
  1169. up other clocks and peripherals.
  1170. @subsection Variable Naming Convention
  1171. @cindex variable names
  1172. Most boards have only one instance of a chip.
  1173. However, it should be easy to create a board with more than
  1174. one such chip (as shown above).
  1175. Accordingly, we encourage these conventions for naming
  1176. variables associated with different @file{target.cfg} files,
  1177. to promote consistency and
  1178. so that board files can override target defaults.
  1179. Inputs to target config files include:
  1180. @itemize @bullet
  1181. @item @code{CHIPNAME} ...
  1182. This gives a name to the overall chip, and is used as part of
  1183. tap identifier dotted names.
  1184. While the default is normally provided by the chip manufacturer,
  1185. board files may need to distinguish between instances of a chip.
  1186. @item @code{ENDIAN} ...
  1187. By default @option{little} - although chips may hard-wire @option{big}.
  1188. Chips that can't change endianness don't need to use this variable.
  1189. @item @code{CPUTAPID} ...
  1190. When OpenOCD examines the JTAG chain, it can be told verify the
  1191. chips against the JTAG IDCODE register.
  1192. The target file will hold one or more defaults, but sometimes the
  1193. chip in a board will use a different ID (perhaps a newer revision).
  1194. @end itemize
  1195. Outputs from target config files include:
  1196. @itemize @bullet
  1197. @item @code{_TARGETNAME} ...
  1198. By convention, this variable is created by the target configuration
  1199. script. The board configuration file may make use of this variable to
  1200. configure things like a ``reset init'' script, or other things
  1201. specific to that board and that target.
  1202. If the chip has 2 targets, the names are @code{_TARGETNAME0},
  1203. @code{_TARGETNAME1}, ... etc.
  1204. @end itemize
  1205. @subsection The reset-init Event Handler
  1206. @cindex event, reset-init
  1207. @cindex reset-init handler
  1208. Board config files run in the OpenOCD configuration stage;
  1209. they can't use TAPs or targets, since they haven't been
  1210. fully set up yet.
  1211. This means you can't write memory or access chip registers;
  1212. you can't even verify that a flash chip is present.
  1213. That's done later in event handlers, of which the target @code{reset-init}
  1214. handler is one of the most important.
  1215. Except on microcontrollers, the basic job of @code{reset-init} event
  1216. handlers is setting up flash and DRAM, as normally handled by boot loaders.
  1217. Microcontrollers rarely use boot loaders; they run right out of their
  1218. on-chip flash and SRAM memory. But they may want to use one of these
  1219. handlers too, if just for developer convenience.
  1220. @quotation Note
  1221. Because this is so very board-specific, and chip-specific, no examples
  1222. are included here.
  1223. Instead, look at the board config files distributed with OpenOCD.
  1224. If you have a boot loader, its source code will help; so will
  1225. configuration files for other JTAG tools
  1226. (@pxref{Translating Configuration Files}).
  1227. @end quotation
  1228. Some of this code could probably be shared between different boards.
  1229. For example, setting up a DRAM controller often doesn't differ by
  1230. much except the bus width (16 bits or 32?) and memory timings, so a
  1231. reusable TCL procedure loaded by the @file{target.cfg} file might take
  1232. those as parameters.
  1233. Similarly with oscillator, PLL, and clock setup;
  1234. and disabling the watchdog.
  1235. Structure the code cleanly, and provide comments to help
  1236. the next developer doing such work.
  1237. (@emph{You might be that next person} trying to reuse init code!)
  1238. The last thing normally done in a @code{reset-init} handler is probing
  1239. whatever flash memory was configured. For most chips that needs to be
  1240. done while the associated target is halted, either because JTAG memory
  1241. access uses the CPU or to prevent conflicting CPU access.
  1242. @subsection JTAG Clock Rate
  1243. Before your @code{reset-init} handler has set up
  1244. the PLLs and clocking, you may need to run with
  1245. a low JTAG clock rate.
  1246. @xref{JTAG Speed}.
  1247. Then you'd increase that rate after your handler has
  1248. made it possible to use the faster JTAG clock.
  1249. When the initial low speed is board-specific, for example
  1250. because it depends on a board-specific oscillator speed, then
  1251. you should probably set it up in the board config file;
  1252. if it's target-specific, it belongs in the target config file.
  1253. For most ARM-based processors the fastest JTAG clock@footnote{A FAQ
  1254. @uref{} gives details.}
  1255. is one sixth of the CPU clock; or one eighth for ARM11 cores.
  1256. Consult chip documentation to determine the peak JTAG clock rate,
  1257. which might be less than that.
  1258. @quotation Warning
  1259. On most ARMs, JTAG clock detection is coupled to the core clock, so
  1260. software using a @option{wait for interrupt} operation blocks JTAG access.
  1261. Adaptive clocking provides a partial workaround, but a more complete
  1262. solution just avoids using that instruction with JTAG debuggers.
  1263. @end quotation
  1264. If both the chip and the board support adaptive clocking,
  1265. use the @command{jtag_rclk}
  1266. command, in case your board is used with JTAG adapter which
  1267. also supports it. Otherwise use @command{adapter_khz}.
  1268. Set the slow rate at the beginning of the reset sequence,
  1269. and the faster rate as soon as the clocks are at full speed.
  1270. @anchor{The init_board procedure}
  1271. @subsection The init_board procedure
  1272. @cindex init_board procedure
  1273. The concept of @code{init_board} procedure is very similar to @code{init_targets} (@xref{The init_targets procedure}.)
  1274. - it's a replacement of ``linear'' configuration scripts. This procedure is meant to be executed when OpenOCD enters run
  1275. stage (@xref{Entering the Run Stage},) after @code{init_targets}. The idea to have spearate @code{init_targets} and
  1276. @code{init_board} procedures is to allow the first one to configure everything target specific (internal flash,
  1277. internal RAM, etc.) and the second one to configure everything board specific (reset signals, chip frequency,
  1278. reset-init event handler, external memory, etc.). Additionally ``linear'' board config file will most likely fail when
  1279. target config file uses @code{init_targets} scheme (``linear'' script is executed before @code{init} and
  1280. @code{init_targets} - after), so separating these two configuration stages is very convenient, as the easiest way to
  1281. overcome this problem is to convert board config file to use @code{init_board} procedure. Board config scripts don't
  1282. need to override @code{init_targets} defined in target config files when they only need to to add some specifics.
  1283. Just as @code{init_targets}, the @code{init_board} procedure can be overriden by ``next level'' script (which sources
  1284. the original), allowing greater code reuse.
  1285. @example
  1286. ### board_file.cfg ###
  1287. # source target file that does most of the config in init_targets
  1288. source [find target/target.cfg]
  1289. proc enable_fast_clock @{@} @{
  1290. # enables fast on-board clock source
  1291. # configures the chip to use it
  1292. @}
  1293. # initialize only board specifics - reset, clock, adapter frequency
  1294. proc init_board @{@} @{
  1295. reset_config trst_and_srst trst_pulls_srst
  1296. $_TARGETNAME configure -event reset-init @{
  1297. adapter_khz 1
  1298. enable_fast_clock
  1299. adapter_khz 10000
  1300. @}
  1301. @}
  1302. @end example
  1303. @section Target Config Files
  1304. @cindex config file, target
  1305. @cindex target config file
  1306. Board config files communicate with target config files using
  1307. naming conventions as described above, and may source one or
  1308. more target config files like this:
  1309. @example
  1310. source [find target/FOOBAR.cfg]
  1311. @end example
  1312. The point of a target config file is to package everything
  1313. about a given chip that board config files need to know.
  1314. In summary the target files should contain
  1315. @enumerate
  1316. @item Set defaults
  1317. @item Add TAPs to the scan chain
  1318. @item Add CPU targets (includes GDB support)
  1319. @item CPU/Chip/CPU-Core specific features
  1320. @item On-Chip flash
  1321. @end enumerate
  1322. As a rule of thumb, a target file sets up only one chip.
  1323. For a microcontroller, that will often include a single TAP,
  1324. which is a CPU needing a GDB target, and its on-chip flash.
  1325. More complex chips may include multiple TAPs, and the target
  1326. config file may need to define them all before OpenOCD
  1327. can talk to the chip.
  1328. For example, some phone chips have JTAG scan chains that include
  1329. an ARM core for operating system use, a DSP,
  1330. another ARM core embedded in an image processing engine,
  1331. and other processing engines.
  1332. @subsection Default Value Boiler Plate Code
  1333. All target configuration files should start with code like this,
  1334. letting board config files express environment-specific
  1335. differences in how things should be set up.
  1336. @example
  1337. # Boards may override chip names, perhaps based on role,
  1338. # but the default should match what the vendor uses
  1339. if @{ [info exists CHIPNAME] @} @{
  1341. @} else @{
  1342. set _CHIPNAME sam7x256
  1343. @}
  1344. # ONLY use ENDIAN with targets that can change it.
  1345. if @{ [info exists ENDIAN] @} @{
  1346. set _ENDIAN $ENDIAN
  1347. @} else @{
  1348. set _ENDIAN little
  1349. @}
  1350. # TAP identifiers may change as chips mature, for example with
  1351. # new revision fields (the "3" here). Pick a good default; you
  1352. # can pass several such identifiers to the "jtag newtap" command.
  1353. if @{ [info exists CPUTAPID ] @} @{
  1355. @} else @{
  1356. set _CPUTAPID 0x3f0f0f0f
  1357. @}
  1358. @end example
  1359. @c but 0x3f0f0f0f is for an str73x part ...
  1360. @emph{Remember:} Board config files may include multiple target
  1361. config files, or the same target file multiple times
  1362. (changing at least @code{CHIPNAME}).
  1363. Likewise, the target configuration file should define
  1364. @code{_TARGETNAME} (or @code{_TARGETNAME0} etc) and
  1365. use it later on when defining debug targets:
  1366. @example
  1367. set _TARGETNAME $_CHIPNAME.cpu
  1368. target create $_TARGETNAME arm7tdmi -chain-position $_TARGETNAME
  1369. @end example
  1370. @subsection Adding TAPs to the Scan Chain
  1371. After the ``defaults'' are set up,
  1372. add the TAPs on each chip to the JTAG scan chain.
  1373. @xref{TAP Declaration}, and the naming convention
  1374. for taps.
  1375. In the simplest case the chip has only one TAP,
  1376. probably for a CPU or FPGA.
  1377. The config file for the Atmel AT91SAM7X256
  1378. looks (in part) like this:
  1379. @example
  1380. jtag newtap $_CHIPNAME cpu -irlen 4 -expected-id $_CPUTAPID
  1381. @end example
  1382. A board with two such at91sam7 chips would be able
  1383. to source such a config file twice, with different
  1384. values for @code{CHIPNAME}, so
  1385. it adds a different TAP each time.
  1386. If there are nonzero @option{-expected-id} values,
  1387. OpenOCD attempts to verify the actual tap id against those values.
  1388. It will issue error messages if there is mismatch, which
  1389. can help to pinpoint problems in OpenOCD configurations.
  1390. @example
  1391. JTAG tap: sam7x256.cpu tap/device found: 0x3f0f0f0f
  1392. (Manufacturer: 0x787, Part: 0xf0f0, Version: 0x3)
  1393. ERROR: Tap: sam7x256.cpu - Expected id: 0x12345678, Got: 0x3f0f0f0f
  1394. ERROR: expected: mfg: 0x33c, part: 0x2345, ver: 0x1
  1395. ERROR: got: mfg: 0x787, part: 0xf0f0, ver: 0x3
  1396. @end example
  1397. There are more complex examples too, with chips that have
  1398. multiple TAPs. Ones worth looking at include:
  1399. @itemize
  1400. @item @file{target/omap3530.cfg} -- with disabled ARM and DSP,
  1401. plus a JRC to enable them
  1402. @item @file{target/str912.cfg} -- with flash, CPU, and boundary scan
  1403. @item @file{target/ti_dm355.cfg} -- with ETM, ARM, and JRC (this JRC
  1404. is not currently used)
  1405. @end itemize
  1406. @subsection Add CPU targets
  1407. After adding a TAP for a CPU, you should set it up so that
  1408. GDB and other commands can use it.
  1409. @xref{CPU Configuration}.
  1410. For the at91sam7 example above, the command can look like this;
  1411. note that @code{$_ENDIAN} is not needed, since OpenOCD defaults
  1412. to little endian, and this chip doesn't support changing that.
  1413. @example
  1414. set _TARGETNAME $_CHIPNAME.cpu
  1415. target create $_TARGETNAME arm7tdmi -chain-position $_TARGETNAME
  1416. @end example
  1417. Work areas are small RAM areas associated with CPU targets.
  1418. They are used by OpenOCD to speed up downloads,
  1419. and to download small snippets of code to program flash chips.
  1420. If the chip includes a form of ``on-chip-ram'' - and many do - define
  1421. a work area if you can.
  1422. Again using the at91sam7 as an example, this can look like:
  1423. @example
  1424. $_TARGETNAME configure -work-area-phys 0x00200000 \
  1425. -work-area-size 0x4000 -work-area-backup 0
  1426. @end example
  1427. @anchor{Define CPU targets working in SMP}
  1428. @subsection Define CPU targets working in SMP
  1429. @cindex SMP
  1430. After setting targets, you can define a list of targets working in SMP.
  1431. @example
  1432. set _TARGETNAME_1 $_CHIPNAME.cpu1
  1433. set _TARGETNAME_2 $_CHIPNAME.cpu2
  1434. target create $_TARGETNAME_1 cortex_a8 -chain-position $_CHIPNAME.dap \
  1435. -coreid 0 -dbgbase $_DAP_DBG1
  1436. target create $_TARGETNAME_2 cortex_a8 -chain-position $_CHIPNAME.dap \
  1437. -coreid 1 -dbgbase $_DAP_DBG2
  1438. #define 2 targets working in smp.
  1439. target smp $_CHIPNAME.cpu2 $_CHIPNAME.cpu1
  1440. @end example
  1441. In the above example on cortex_a8, 2 cpus are working in SMP.
  1442. In SMP only one GDB instance is created and :
  1443. @itemize @bullet
  1444. @item a set of hardware breakpoint sets the same breakpoint on all targets in the list.
  1445. @item halt command triggers the halt of all targets in the list.
  1446. @item resume command triggers the write context and the restart of all targets in the list.
  1447. @item following a breakpoint: the target stopped by the breakpoint is displayed to the GDB session.
  1448. @item dedicated GDB serial protocol packets are implemented for switching/retrieving the target
  1449. displayed by the GDB session @pxref{Using openocd SMP with GDB}.
  1450. @end itemize
  1451. The SMP behaviour can be disabled/enabled dynamically. On cortex_a8 following
  1452. command have been implemented.
  1453. @itemize @bullet
  1454. @item cortex_a8 smp_on : enable SMP mode, behaviour is as described above.
  1455. @item cortex_a8 smp_off : disable SMP mode, the current target is the one
  1456. displayed in the GDB session, only this target is now controlled by GDB
  1457. session. This behaviour is useful during system boot up.
  1458. @item cortex_a8 smp_gdb : display/fix the core id displayed in GDB session see
  1459. following example.
  1460. @end itemize
  1461. @example
  1462. >cortex_a8 smp_gdb
  1463. gdb coreid 0 -> -1
  1464. #0 : coreid 0 is displayed to GDB ,
  1465. #-> -1 : next resume triggers a real resume
  1466. > cortex_a8 smp_gdb 1
  1467. gdb coreid 0 -> 1
  1468. #0 :coreid 0 is displayed to GDB ,
  1469. #->1 : next resume displays coreid 1 to GDB
  1470. > resume
  1471. > cortex_a8 smp_gdb
  1472. gdb coreid 1 -> 1
  1473. #1 :coreid 1 is displayed to GDB ,
  1474. #->1 : next resume displays coreid 1 to GDB
  1475. > cortex_a8 smp_gdb -1
  1476. gdb coreid 1 -> -1
  1477. #1 :coreid 1 is displayed to GDB,
  1478. #->-1 : next resume triggers a real resume
  1479. @end example
  1480. @subsection Chip Reset Setup
  1481. As a rule, you should put the @command{reset_config} command
  1482. into the board file. Most things you think you know about a
  1483. chip can be tweaked by the board.
  1484. Some chips have specific ways the TRST and SRST signals are
  1485. managed. In the unusual case that these are @emph{chip specific}
  1486. and can never be changed by board wiring, they could go here.
  1487. For example, some chips can't support JTAG debugging without
  1488. both signals.
  1489. Provide a @code{reset-assert} event handler if you can.
  1490. Such a handler uses JTAG operations to reset the target,
  1491. letting this target config be used in systems which don't
  1492. provide the optional SRST signal, or on systems where you
  1493. don't want to reset all targets at once.
  1494. Such a handler might write to chip registers to force a reset,
  1495. use a JRC to do that (preferable -- the target may be wedged!),
  1496. or force a watchdog timer to trigger.
  1497. (For Cortex-M3 targets, this is not necessary. The target
  1498. driver knows how to use trigger an NVIC reset when SRST is
  1499. not available.)
  1500. Some chips need special attention during reset handling if
  1501. they're going to be used with JTAG.
  1502. An example might be needing to send some commands right
  1503. after the target's TAP has been reset, providing a
  1504. @code{reset-deassert-post} event handler that writes a chip
  1505. register to report that JTAG debugging is being done.
  1506. Another would be reconfiguring the watchdog so that it stops
  1507. counting while the core is halted in the debugger.
  1508. JTAG clocking constraints often change during reset, and in
  1509. some cases target config files (rather than board config files)
  1510. are the right places to handle some of those issues.
  1511. For example, immediately after reset most chips run using a
  1512. slower clock than they will use later.
  1513. That means that after reset (and potentially, as OpenOCD
  1514. first starts up) they must use a slower JTAG clock rate
  1515. than they will use later.
  1516. @xref{JTAG Speed}.
  1517. @quotation Important
  1518. When you are debugging code that runs right after chip
  1519. reset, getting these issues right is critical.
  1520. In particular, if you see intermittent failures when
  1521. OpenOCD verifies the scan chain after reset,
  1522. look at how you are setting up JTAG clocking.
  1523. @end quotation
  1524. @anchor{The init_targets procedure}
  1525. @subsection The init_targets procedure
  1526. @cindex init_targets procedure
  1527. Target config files can either be ``linear'' (script executed line-by-line when parsed in configuration stage,
  1528. @xref{Configuration Stage},) or they can contain a special procedure called @code{init_targets}, which will be executed
  1529. when entering run stage (after parsing all config files or after @code{init} command, @xref{Entering the Run Stage}.)
  1530. Such procedure can be overriden by ``next level'' script (which sources the original). This concept faciliates code
  1531. reuse when basic target config files provide generic configuration procedures and @code{init_targets} procedure, which
  1532. can then be sourced and enchanced or changed in a ``more specific'' target config file. This is not possible with
  1533. ``linear'' config scripts, because sourcing them executes every initialization commands they provide.
  1534. @example
  1535. ### generic_file.cfg ###
  1536. proc setup_my_chip @{chip_name flash_size ram_size@} @{
  1537. # basic initialization procedure ...
  1538. @}
  1539. proc init_targets @{@} @{
  1540. # initializes generic chip with 4kB of flash and 1kB of RAM
  1541. setup_my_chip MY_GENERIC_CHIP 4096 1024
  1542. @}
  1543. ### specific_file.cfg ###
  1544. source [find target/generic_file.cfg]
  1545. proc init_targets @{@} @{
  1546. # initializes specific chip with 128kB of flash and 64kB of RAM
  1547. setup_my_chip MY_CHIP_WITH_128K_FLASH_64KB_RAM 131072 65536
  1548. @}
  1549. @end example
  1550. The easiest way to convert ``linear'' config files to @code{init_targets} version is to enclose every line of ``code''
  1551. (i.e. not @code{source} commands, procedures, etc.) in this procedure.
  1552. For an example of this scheme see LPC2000 target config files.
  1553. The @code{init_boards} procedure is a similar concept concerning board config files (@xref{The init_board procedure}).
  1554. @subsection ARM Core Specific Hacks
  1555. If the chip has a DCC, enable it. If the chip is an ARM9 with some
  1556. special high speed download features - enable it.
  1557. If present, the MMU, the MPU and the CACHE should be disabled.
  1558. Some ARM cores are equipped with trace support, which permits
  1559. examination of the instruction and data bus activity. Trace
  1560. activity is controlled through an ``Embedded Trace Module'' (ETM)
  1561. on one of the core's scan chains. The ETM emits voluminous data
  1562. through a ``trace port''. (@xref{ARM Hardware Tracing}.)
  1563. If you are using an external trace port,
  1564. configure it in your board config file.
  1565. If you are using an on-chip ``Embedded Trace Buffer'' (ETB),
  1566. configure it in your target config file.
  1567. @example
  1568. etm config $_TARGETNAME 16 normal full etb
  1569. etb config $_TARGETNAME $_CHIPNAME.etb
  1570. @end example
  1571. @subsection Internal Flash Configuration
  1572. This applies @b{ONLY TO MICROCONTROLLERS} that have flash built in.
  1573. @b{Never ever} in the ``target configuration file'' define any type of
  1574. flash that is external to the chip. (For example a BOOT flash on
  1575. Chip Select 0.) Such flash information goes in a board file - not
  1576. the TARGET (chip) file.
  1577. Examples:
  1578. @itemize @bullet
  1579. @item at91sam7x256 - has 256K flash YES enable it.
  1580. @item str912 - has flash internal YES enable it.
  1581. @item imx27 - uses boot flash on CS0 - it goes in the board file.
  1582. @item pxa270 - again - CS0 flash - it goes in the board file.
  1583. @end itemize
  1584. @anchor{Translating Configuration Files}
  1585. @section Translating Configuration Files
  1586. @cindex translation
  1587. If you have a configuration file for another hardware debugger
  1588. or toolset (Abatron, BDI2000, BDI3000, CCS,
  1589. Lauterbach, Segger, Macraigor, etc.), translating
  1590. it into OpenOCD syntax is often quite straightforward. The most tricky
  1591. part of creating a configuration script is oftentimes the reset init
  1592. sequence where e.g. PLLs, DRAM and the like is set up.
  1593. One trick that you can use when translating is to write small
  1594. Tcl procedures to translate the syntax into OpenOCD syntax. This
  1595. can avoid manual translation errors and make it easier to
  1596. convert other scripts later on.
  1597. Example of transforming quirky arguments to a simple search and
  1598. replace job:
  1599. @example
  1600. # Lauterbach syntax(?)
  1601. #
  1602. # Data.Set c15:0x042f %long 0x40000015
  1603. #
  1604. # OpenOCD syntax when using procedure below.
  1605. #
  1606. # setc15 0x01 0x00050078
  1607. proc setc15 @{regs value@} @{
  1608. global TARGETNAME
  1609. echo [format "set p15 0x%04x, 0x%08x" $regs $value]
  1610. arm mcr 15 [expr ($regs>>12)&0x7] \
  1611. [expr ($regs>>0)&0xf] [expr ($regs>>4)&0xf] \
  1612. [expr ($regs>>8)&0x7] $value
  1613. @}
  1614. @end example
  1615. @node Daemon Configuration
  1616. @chapter Daemon Configuration
  1617. @cindex initialization
  1618. The commands here are commonly found in the openocd.cfg file and are
  1619. used to specify what TCP/IP ports are used, and how GDB should be
  1620. supported.
  1621. @anchor{Configuration Stage}
  1622. @section Configuration Stage
  1623. @cindex configuration stage
  1624. @cindex config command
  1625. When the OpenOCD server process starts up, it enters a
  1626. @emph{configuration stage} which is the only time that
  1627. certain commands, @emph{configuration commands}, may be issued.
  1628. Normally, configuration commands are only available
  1629. inside startup scripts.
  1630. In this manual, the definition of a configuration command is
  1631. presented as a @emph{Config Command}, not as a @emph{Command}
  1632. which may be issued interactively.
  1633. The runtime @command{help} command also highlights configuration
  1634. commands, and those which may be issued at any time.
  1635. Those configuration commands include declaration of TAPs,
  1636. flash banks,
  1637. the interface used for JTAG communication,
  1638. and other basic setup.
  1639. The server must leave the configuration stage before it
  1640. may access or activate TAPs.
  1641. After it leaves this stage, configuration commands may no
  1642. longer be issued.
  1643. @anchor{Entering the Run Stage}
  1644. @section Entering the Run Stage
  1645. The first thing OpenOCD does after leaving the configuration
  1646. stage is to verify that it can talk to the scan chain
  1647. (list of TAPs) which has been configured.
  1648. It will warn if it doesn't find TAPs it expects to find,
  1649. or finds TAPs that aren't supposed to be there.
  1650. You should see no errors at this point.
  1651. If you see errors, resolve them by correcting the
  1652. commands you used to configure the server.
  1653. Common errors include using an initial JTAG speed that's too
  1654. fast, and not providing the right IDCODE values for the TAPs
  1655. on the scan chain.
  1656. Once OpenOCD has entered the run stage, a number of commands
  1657. become available.
  1658. A number of these relate to the debug targets you may have declared.
  1659. For example, the @command{mww} command will not be available until
  1660. a target has been successfuly instantiated.
  1661. If you want to use those commands, you may need to force
  1662. entry to the run stage.
  1663. @deffn {Config Command} init
  1664. This command terminates the configuration stage and
  1665. enters the run stage. This helps when you need to have
  1666. the startup scripts manage tasks such as resetting the target,
  1667. programming flash, etc. To reset the CPU upon startup, add "init" and
  1668. "reset" at the end of the config script or at the end of the OpenOCD
  1669. command line using the @option{-c} command line switch.
  1670. If this command does not appear in any startup/configuration file
  1671. OpenOCD executes the command for you after processing all
  1672. configuration files and/or command line options.
  1673. @b{NOTE:} This command normally occurs at or near the end of your
  1674. openocd.cfg file to force OpenOCD to ``initialize'' and make the
  1675. targets ready. For example: If your openocd.cfg file needs to
  1676. read/write memory on your target, @command{init} must occur before
  1677. the memory read/write commands. This includes @command{nand probe}.
  1678. @end deffn
  1679. @deffn {Overridable Procedure} jtag_init
  1680. This is invoked at server startup to verify that it can talk
  1681. to the scan chain (list of TAPs) which has been configured.
  1682. The default implementation first tries @command{jtag arp_init},
  1683. which uses only a lightweight JTAG reset before examining the
  1684. scan chain.
  1685. If that fails, it tries again, using a harder reset
  1686. from the overridable procedure @command{init_reset}.
  1687. Implementations must have verified the JTAG scan chain before
  1688. they return.
  1689. This is done by calling @command{jtag arp_init}
  1690. (or @command{jtag arp_init-reset}).
  1691. @end deffn
  1692. @anchor{TCP/IP Ports}
  1693. @section TCP/IP Ports
  1694. @cindex TCP port
  1695. @cindex server
  1696. @cindex port
  1697. @cindex security
  1698. The OpenOCD server accepts remote commands in several syntaxes.
  1699. Each syntax uses a different TCP/IP port, which you may specify
  1700. only during configuration (before those ports are opened).
  1701. For reasons including security, you may wish to prevent remote
  1702. access using one or more of these ports.
  1703. In such cases, just specify the relevant port number as zero.
  1704. If you disable all access through TCP/IP, you will need to
  1705. use the command line @option{-pipe} option.
  1706. @deffn {Command} gdb_port [number]
  1707. @cindex GDB server
  1708. Normally gdb listens to a TCP/IP port, but GDB can also
  1709. communicate via pipes(stdin/out or named pipes). The name
  1710. "gdb_port" stuck because it covers probably more than 90% of
  1711. the normal use cases.
  1712. No arguments reports GDB port. "pipe" means listen to stdin
  1713. output to stdout, an integer is base port number, "disable"
  1714. disables the gdb server.
  1715. When using "pipe", also use log_output to redirect the log
  1716. output to a file so as not to flood the stdin/out pipes.
  1717. The -p/--pipe option is deprecated and a warning is printed
  1718. as it is equivalent to passing in -c "gdb_port pipe; log_output openocd.log".
  1719. Any other string is interpreted as named pipe to listen to.
  1720. Output pipe is the same name as input pipe, but with 'o' appended,
  1721. e.g. /var/gdb, /var/gdbo.
  1722. The GDB port for the first target will be the base port, the
  1723. second target will listen on gdb_port + 1, and so on.
  1724. When not specified during the configuration stage,
  1725. the port @var{number} defaults to 3333.
  1726. @end deffn
  1727. @deffn {Command} tcl_port [number]
  1728. Specify or query the port used for a simplified RPC
  1729. connection that can be used by clients to issue TCL commands and get the
  1730. output from the Tcl engine.
  1731. Intended as a machine interface.
  1732. When not specified during the configuration stage,
  1733. the port @var{number} defaults to 6666.
  1734. @end deffn
  1735. @deffn {Command} telnet_port [number]
  1736. Specify or query the
  1737. port on which to listen for incoming telnet connections.
  1738. This port is intended for interaction with one human through TCL commands.
  1739. When not specified during the configuration stage,
  1740. the port @var{number} defaults to 4444.
  1741. When specified as zero, this port is not activated.
  1742. @end deffn
  1743. @anchor{GDB Configuration}
  1744. @section GDB Configuration
  1745. @cindex GDB
  1746. @cindex GDB configuration
  1747. You can reconfigure some GDB behaviors if needed.
  1748. The ones listed here are static and global.
  1749. @xref{Target Configuration}, about configuring individual targets.
  1750. @xref{Target Events}, about configuring target-specific event handling.
  1751. @anchor{gdb_breakpoint_override}
  1752. @deffn {Command} gdb_breakpoint_override [@option{hard}|@option{soft}|@option{disable}]
  1753. Force breakpoint type for gdb @command{break} commands.
  1754. This option supports GDB GUIs which don't
  1755. distinguish hard versus soft breakpoints, if the default OpenOCD and
  1756. GDB behaviour is not sufficient. GDB normally uses hardware
  1757. breakpoints if the memory map has been set up for flash regions.
  1758. @end deffn
  1759. @anchor{gdb_flash_program}
  1760. @deffn {Config Command} gdb_flash_program (@option{enable}|@option{disable})
  1761. Set to @option{enable} to cause OpenOCD to program the flash memory when a
  1762. vFlash packet is received.
  1763. The default behaviour is @option{enable}.
  1764. @end deffn
  1765. @deffn {Config Command} gdb_memory_map (@option{enable}|@option{disable})
  1766. Set to @option{enable} to cause OpenOCD to send the memory configuration to GDB when
  1767. requested. GDB will then know when to set hardware breakpoints, and program flash
  1768. using the GDB load command. @command{gdb_flash_program enable} must also be enabled
  1769. for flash programming to work.
  1770. Default behaviour is @option{enable}.
  1771. @xref{gdb_flash_program}.
  1772. @end deffn
  1773. @deffn {Config Command} gdb_report_data_abort (@option{enable}|@option{disable})
  1774. Specifies whether data aborts cause an error to be reported
  1775. by GDB memory read packets.
  1776. The default behaviour is @option{disable};
  1777. use @option{enable} see these errors reported.
  1778. @end deffn
  1779. @anchor{Event Polling}
  1780. @section Event Polling
  1781. Hardware debuggers are parts of asynchronous systems,
  1782. where significant events can happen at any time.
  1783. The OpenOCD server needs to detect some of these events,
  1784. so it can report them to through TCL command line
  1785. or to GDB.
  1786. Examples of such events include:
  1787. @itemize
  1788. @item One of the targets can stop running ... maybe it triggers
  1789. a code breakpoint or data watchpoint, or halts itself.
  1790. @item Messages may be sent over ``debug message'' channels ... many
  1791. targets support such messages sent over JTAG,
  1792. for receipt by the person debugging or tools.
  1793. @item Loss of power ... some adapters can detect these events.
  1794. @item Resets not issued through JTAG ... such reset sources
  1795. can include button presses or other system hardware, sometimes
  1796. including the target itself (perhaps through a watchdog).
  1797. @item Debug instrumentation sometimes supports event triggering
  1798. such as ``trace buffer full'' (so it can quickly be emptied)
  1799. or other signals (to correlate with code behavior).
  1800. @end itemize
  1801. None of those events are signaled through standard JTAG signals.
  1802. However, most conventions for JTAG connectors include voltage
  1803. level and system reset (SRST) signal detection.
  1804. Some connectors also include instrumentation signals, which
  1805. can imply events when those signals are inputs.
  1806. In general, OpenOCD needs to periodically check for those events,
  1807. either by looking at the status of signals on the JTAG connector
  1808. or by sending synchronous ``tell me your status'' JTAG requests
  1809. to the various active targets.
  1810. There is a command to manage and monitor that polling,
  1811. which is normally done in the background.
  1812. @deffn Command poll [@option{on}|@option{off}]
  1813. Poll the current target for its current state.
  1814. (Also, @pxref{target curstate}.)
  1815. If that target is in debug mode, architecture
  1816. specific information about the current state is printed.
  1817. An optional parameter
  1818. allows background polling to be enabled and disabled.
  1819. You could use this from the TCL command shell, or
  1820. from GDB using @command{monitor poll} command.
  1821. Leave background polling enabled while you're using GDB.
  1822. @example
  1823. > poll
  1824. background polling: on
  1825. target state: halted
  1826. target halted in ARM state due to debug-request, \
  1827. current mode: Supervisor
  1828. cpsr: 0x800000d3 pc: 0x11081bfc
  1829. MMU: disabled, D-Cache: disabled, I-Cache: enabled
  1830. >
  1831. @end example
  1832. @end deffn
  1833. @node Debug Adapter Configuration
  1834. @chapter Debug Adapter Configuration
  1835. @cindex config file, interface
  1836. @cindex interface config file
  1837. Correctly installing OpenOCD includes making your operating system give
  1838. OpenOCD access to debug adapters. Once that has been done, Tcl commands
  1839. are used to select which one is used, and to configure how it is used.
  1840. @quotation Note
  1841. Because OpenOCD started out with a focus purely on JTAG, you may find
  1842. places where it wrongly presumes JTAG is the only transport protocol
  1843. in use. Be aware that recent versions of OpenOCD are removing that
  1844. limitation. JTAG remains more functional than most other transports.
  1845. Other transports do not support boundary scan operations, or may be
  1846. specific to a given chip vendor. Some might be usable only for
  1847. programming flash memory, instead of also for debugging.
  1848. @end quotation
  1849. Debug Adapters/Interfaces/Dongles are normally configured
  1850. through commands in an interface configuration
  1851. file which is sourced by your @file{openocd.cfg} file, or
  1852. through a command line @option{-f interface/....cfg} option.
  1853. @example
  1854. source [find interface/olimex-jtag-tiny.cfg]
  1855. @end example
  1856. These commands tell
  1857. OpenOCD what type of JTAG adapter you have, and how to talk to it.
  1858. A few cases are so simple that you only need to say what driver to use:
  1859. @example
  1860. # jlink interface
  1861. interface jlink
  1862. @end example
  1863. Most adapters need a bit more configuration than that.
  1864. @section Interface Configuration
  1865. The interface command tells OpenOCD what type of debug adapter you are
  1866. using. Depending on the type of adapter, you may need to use one or
  1867. more additional commands to further identify or configure the adapter.
  1868. @deffn {Config Command} {interface} name
  1869. Use the interface driver @var{name} to connect to the
  1870. target.
  1871. @end deffn
  1872. @deffn Command {interface_list}
  1873. List the debug adapter drivers that have been built into
  1874. the running copy of OpenOCD.
  1875. @end deffn
  1876. @deffn Command {interface transports} transport_name+
  1877. Specifies the transports supported by this debug adapter.
  1878. The adapter driver builds-in similar knowledge; use this only
  1879. when external configuration (such as jumpering) changes what
  1880. the hardware can support.
  1881. @end deffn
  1882. @deffn Command {adapter_name}
  1883. Returns the name of the debug adapter driver being used.
  1884. @end deffn
  1885. @section Interface Drivers
  1886. Each of the interface drivers listed here must be explicitly
  1887. enabled when OpenOCD is configured, in order to be made
  1888. available at run time.
  1889. @deffn {Interface Driver} {amt_jtagaccel}
  1890. Amontec Chameleon in its JTAG Accelerator configuration,
  1891. connected to a PC's EPP mode parallel port.
  1892. This defines some driver-specific commands:
  1893. @deffn {Config Command} {parport_port} number
  1894. Specifies either the address of the I/O port (default: 0x378 for LPT1) or
  1895. the number of the @file{/dev/parport} device.
  1896. @end deffn
  1897. @deffn {Config Command} rtck [@option{enable}|@option{disable}]
  1898. Displays status of RTCK option.
  1899. Optionally sets that option first.
  1900. @end deffn
  1901. @end deffn
  1902. @deffn {Interface Driver} {arm-jtag-ew}
  1903. Olimex ARM-JTAG-EW USB adapter
  1904. This has one driver-specific command:
  1905. @deffn Command {armjtagew_info}
  1906. Logs some status
  1907. @end deffn
  1908. @end deffn
  1909. @deffn {Interface Driver} {at91rm9200}
  1910. Supports bitbanged JTAG from the local system,
  1911. presuming that system is an Atmel AT91rm9200
  1912. and a specific set of GPIOs is used.
  1913. @c command: at91rm9200_device NAME
  1914. @c chooses among list of bit configs ... only one option
  1915. @end deffn
  1916. @deffn {Interface Driver} {dummy}
  1917. A dummy software-only driver for debugging.
  1918. @end deffn
  1919. @deffn {Interface Driver} {ep93xx}
  1920. Cirrus Logic EP93xx based single-board computer bit-banging (in development)
  1921. @end deffn
  1922. @deffn {Interface Driver} {ft2232}
  1923. FTDI FT2232 (USB) based devices over one of the userspace libraries.
  1924. These interfaces have several commands, used to configure the driver
  1925. before initializing the JTAG scan chain:
  1926. @deffn {Config Command} {ft2232_device_desc} description
  1927. Provides the USB device description (the @emph{iProduct string})
  1928. of the FTDI FT2232 device. If not
  1929. specified, the FTDI default value is used. This setting is only valid
  1930. if compiled with FTD2XX support.
  1931. @end deffn
  1932. @deffn {Config Command} {ft2232_serial} serial-number
  1933. Specifies the @var{serial-number} of the FTDI FT2232 device to use,
  1934. in case the vendor provides unique IDs and more than one FT2232 device
  1935. is connected to the host.
  1936. If not specified, serial numbers are not considered.
  1937. (Note that USB serial numbers can be arbitrary Unicode strings,
  1938. and are not restricted to containing only decimal digits.)
  1939. @end deffn
  1940. @deffn {Config Command} {ft2232_layout} name
  1941. Each vendor's FT2232 device can use different GPIO signals
  1942. to control output-enables, reset signals, and LEDs.
  1943. Currently valid layout @var{name} values include:
  1944. @itemize @minus
  1945. @item @b{axm0432_jtag} Axiom AXM-0432
  1946. @item @b{comstick} Hitex STR9 comstick
  1947. @item @b{cortino} Hitex Cortino JTAG interface
  1948. @item @b{evb_lm3s811} Luminary Micro EVB_LM3S811 as a JTAG interface,
  1949. either for the local Cortex-M3 (SRST only)
  1950. or in a passthrough mode (neither SRST nor TRST)
  1951. This layout can not support the SWO trace mechanism, and should be
  1952. used only for older boards (before rev C).
  1953. @item @b{luminary_icdi} This layout should be used with most Luminary
  1954. eval boards, including Rev C LM3S811 eval boards and the eponymous
  1955. ICDI boards, to debug either the local Cortex-M3 or in passthrough mode
  1956. to debug some other target. It can support the SWO trace mechanism.
  1957. @item @b{flyswatter} Tin Can Tools Flyswatter
  1958. @item @b{icebear} ICEbear JTAG adapter from Section 5
  1959. @item @b{jtagkey} Amontec JTAGkey and JTAGkey-Tiny (and compatibles)
  1960. @item @b{jtagkey2} Amontec JTAGkey2 (and compatibles)
  1961. @item @b{m5960} American Microsystems M5960
  1962. @item @b{olimex-jtag} Olimex ARM-USB-OCD and ARM-USB-Tiny
  1963. @item @b{oocdlink} OOCDLink
  1964. @c oocdlink ~= jtagkey_prototype_v1
  1965. @item @b{redbee-econotag} Integrated with a Redbee development board.
  1966. @item @b{redbee-usb} Integrated with a Redbee USB-stick development board.
  1967. @item @b{sheevaplug} Marvell Sheevaplug development kit
  1968. @item @b{signalyzer} Xverve Signalyzer
  1969. @item @b{stm32stick} Hitex STM32 Performance Stick
  1970. @item @b{turtelizer2} egnite Software turtelizer2
  1971. @item @b{usbjtag} "USBJTAG-1" layout described in the OpenOCD diploma thesis
  1972. @end itemize
  1973. @end deffn
  1974. @deffn {Config Command} {ft2232_vid_pid} [vid pid]+
  1975. The vendor ID and product ID of the FTDI FT2232 device. If not specified, the FTDI
  1976. default values are used.
  1977. Currently, up to eight [@var{vid}, @var{pid}] pairs may be given, e.g.
  1978. @example
  1979. ft2232_vid_pid 0x0403 0xcff8 0x15ba 0x0003
  1980. @end example
  1981. @end deffn
  1982. @deffn {Config Command} {ft2232_latency} ms
  1983. On some systems using FT2232 based JTAG interfaces the FT_Read function call in
  1984. ft2232_read() fails to return the expected number of bytes. This can be caused by
  1985. USB communication delays and has proved hard to reproduce and debug. Setting the
  1986. FT2232 latency timer to a larger value increases delays for short USB packets but it
  1987. also reduces the risk of timeouts before receiving the expected number of bytes.
  1988. The OpenOCD default value is 2 and for some systems a value of 10 has proved useful.
  1989. @end deffn
  1990. For example, the interface config file for a
  1991. Turtelizer JTAG Adapter looks something like this:
  1992. @example
  1993. interface ft2232
  1994. ft2232_device_desc "Turtelizer JTAG/RS232 Adapter"
  1995. ft2232_layout turtelizer2
  1996. ft2232_vid_pid 0x0403 0xbdc8
  1997. @end example
  1998. @end deffn
  1999. @deffn {Interface Driver} {remote_bitbang}
  2000. Drive JTAG from a remote process. This sets up a UNIX or TCP socket connection
  2001. with a remote process and sends ASCII encoded bitbang requests to that process
  2002. instead of directly driving JTAG.
  2003. The remote_bitbang driver is useful for debugging software running on
  2004. processors which are being simulated.
  2005. @deffn {Config Command} {remote_bitbang_port} number
  2006. Specifies the TCP port of the remote process to connect to or 0 to use UNIX
  2007. sockets instead of TCP.
  2008. @end deffn
  2009. @deffn {Config Command} {remote_bitbang_host} hostname
  2010. Specifies the hostname of the remote process to connect to using TCP, or the
  2011. name of the UNIX socket to use if remote_bitbang_port is 0.
  2012. @end deffn
  2013. For example, to connect remotely via TCP to the host foobar you might have
  2014. something like:
  2015. @example
  2016. interface remote_bitbang
  2017. remote_bitbang_port 3335
  2018. remote_bitbang_host foobar
  2019. @end example
  2020. To connect to another process running locally via UNIX sockets with socket
  2021. named mysocket:
  2022. @example
  2023. interface remote_bitbang
  2024. remote_bitbang_port 0
  2025. remote_bitbang_host mysocket
  2026. @end example
  2027. @end deffn
  2028. @deffn {Interface Driver} {usb_blaster}
  2029. USB JTAG/USB-Blaster compatibles over one of the userspace libraries
  2030. for FTDI chips. These interfaces have several commands, used to
  2031. configure the driver before initializing the JTAG scan chain:
  2032. @deffn {Config Command} {usb_blaster_device_desc} description
  2033. Provides the USB device description (the @emph{iProduct string})
  2034. of the FTDI FT245 device. If not
  2035. specified, the FTDI default value is used. This setting is only valid
  2036. if compiled with FTD2XX support.
  2037. @end deffn
  2038. @deffn {Config Command} {usb_blaster_vid_pid} vid pid
  2039. The vendor ID and product ID of the FTDI FT245 device. If not specified,
  2040. default values are used.
  2041. Currently, only one @var{vid}, @var{pid} pair may be given, e.g. for
  2042. Altera USB-Blaster (default):
  2043. @example
  2044. usb_blaster_vid_pid 0x09FB 0x6001
  2045. @end example
  2046. The following VID/PID is for Kolja Waschk's USB JTAG:
  2047. @example
  2048. usb_blaster_vid_pid 0x16C0 0x06AD
  2049. @end example
  2050. @end deffn
  2051. @deffn {Command} {usb_blaster} (@option{pin6}|@option{pin8}) (@option{0}|@option{1})
  2052. Sets the state of the unused GPIO pins on USB-Blasters (pins 6 and 8 on the
  2053. female JTAG header). These pins can be used as SRST and/or TRST provided the
  2054. appropriate connections are made on the target board.
  2055. For example, to use pin 6 as SRST (as with an AVR board):
  2056. @example
  2057. $_TARGETNAME configure -event reset-assert \
  2058. "usb_blaster pin6 1; wait 1; usb_blaster pin6 0"
  2059. @end example
  2060. @end deffn
  2061. @end deffn
  2062. @deffn {Interface Driver} {gw16012}
  2063. Gateworks GW16012 JTAG programmer.
  2064. This has one driver-specific command:
  2065. @deffn {Config Command} {parport_port} [port_number]
  2066. Display either the address of the I/O port
  2067. (default: 0x378 for LPT1) or the number of the @file{/dev/parport} device.
  2068. If a parameter is provided, first switch to use that port.
  2069. This is a write-once setting.
  2070. @end deffn
  2071. @end deffn
  2072. @deffn {Interface Driver} {jlink}
  2073. Segger jlink USB adapter
  2074. @c command: jlink caps
  2075. @c dumps jlink capabilities
  2076. @c command: jlink config
  2077. @c access J-Link configurationif no argument this will dump the config
  2078. @c command: jlink config kickstart [val]
  2079. @c set Kickstart power on JTAG-pin 19.
  2080. @c command: jlink config mac_address [ff:ff:ff:ff:ff:ff]
  2081. @c set the MAC Address
  2082. @c command: jlink config ip [A.B.C.D[/E] [F.G.H.I]]
  2083. @c set the ip address of the J-Link Pro, "
  2084. @c where A.B.C.D is the ip,
  2085. @c E the bit of the subnet mask
  2086. @c F.G.H.I the subnet mask
  2087. @c command: jlink config reset
  2088. @c reset the current config
  2089. @c command: jlink config save
  2090. @c save the current config
  2091. @c command: jlink config usb_address [0x00 to 0x03 or 0xff]
  2092. @c set the USB-Address,
  2093. @c This will change the product id
  2094. @c command: jlink info
  2095. @c dumps status
  2096. @c command: jlink hw_jtag (2|3)
  2097. @c sets version 2 or 3
  2098. @c command: jlink pid
  2099. @c set the pid of the interface we want to use
  2100. @end deffn
  2101. @deffn {Interface Driver} {parport}
  2102. Supports PC parallel port bit-banging cables:
  2103. Wigglers, PLD download cable, and more.
  2104. These interfaces have several commands, used to configure the driver
  2105. before initializing the JTAG scan chain:
  2106. @deffn {Config Command} {parport_cable} name
  2107. Set the layout of the parallel port cable used to connect to the target.
  2108. This is a write-once setting.
  2109. Currently valid cable @var{name} values include:
  2110. @itemize @minus
  2111. @item @b{altium} Altium Universal JTAG cable.
  2112. @item @b{arm-jtag} Same as original wiggler except SRST and
  2113. TRST connections reversed and TRST is also inverted.
  2114. @item @b{chameleon} The Amontec Chameleon's CPLD when operated
  2115. in configuration mode. This is only used to
  2116. program the Chameleon itself, not a connected target.
  2117. @item @b{dlc5} The Xilinx Parallel cable III.
  2118. @item @b{flashlink} The ST Parallel cable.
  2119. @item @b{lattice} Lattice ispDOWNLOAD Cable
  2120. @item @b{old_amt_wiggler} The Wiggler configuration that comes with
  2121. some versions of
  2122. Amontec's Chameleon Programmer. The new version available from
  2123. the website uses the original Wiggler layout ('@var{wiggler}')
  2124. @item @b{triton} The parallel port adapter found on the
  2125. ``Karo Triton 1 Development Board''.
  2126. This is also the layout used by the HollyGates design
  2127. (see @uref{}).
  2128. @item @b{wiggler} The original Wiggler layout, also supported by
  2129. several clones, such as the Olimex ARM-JTAG
  2130. @item @b{wiggler2} Same as original wiggler except an led is fitted on D5.
  2131. @item @b{wiggler_ntrst_inverted} Same as original wiggler except TRST is inverted.
  2132. @end itemize
  2133. @end deffn
  2134. @deffn {Config Command} {parport_port} [port_number]
  2135. Display either the address of the I/O port
  2136. (default: 0x378 for LPT1) or the number of the @file{/dev/parport} device.
  2137. If a parameter is provided, first switch to use that port.
  2138. This is a write-once setting.
  2139. When using PPDEV to access the parallel port, use the number of the parallel port:
  2140. @option{parport_port 0} (the default). If @option{parport_port 0x378} is specified
  2141. you may encounter a problem.
  2142. @end deffn
  2143. @deffn Command {parport_toggling_time} [nanoseconds]
  2144. Displays how many nanoseconds the hardware needs to toggle TCK;
  2145. the parport driver uses this value to obey the
  2146. @command{adapter_khz} configuration.
  2147. When the optional @var{nanoseconds} parameter is given,
  2148. that setting is changed before displaying the current value.
  2149. The default setting should work reasonably well on commodity PC hardware.
  2150. However, you may want to calibrate for your specific hardware.
  2151. @quotation Tip
  2152. To measure the toggling time with a logic analyzer or a digital storage
  2153. oscilloscope, follow the procedure below:
  2154. @example
  2155. > parport_toggling_time 1000
  2156. > adapter_khz 500
  2157. @end example
  2158. This sets the maximum JTAG clock speed of the hardware, but
  2159. the actual speed probably deviates from the requested 500 kHz.
  2160. Now, measure the time between the two closest spaced TCK transitions.
  2161. You can use @command{runtest 1000} or something similar to generate a
  2162. large set of samples.
  2163. Update the setting to match your measurement:
  2164. @example
  2165. > parport_toggling_time <measured nanoseconds>
  2166. @end example
  2167. Now the clock speed will be a better match for @command{adapter_khz rate}
  2168. commands given in OpenOCD scripts and event handlers.
  2169. You can do something similar with many digital multimeters, but note
  2170. that you'll probably need to run the clock continuously for several
  2171. seconds before it decides what clock rate to show. Adjust the
  2172. toggling time up or down until the measured clock rate is a good
  2173. match for the adapter_khz rate you specified; be conservative.
  2174. @end quotation
  2175. @end deffn
  2176. @deffn {Config Command} {parport_write_on_exit} (@option{on}|@option{off})
  2177. This will configure the parallel driver to write a known
  2178. cable-specific value to the parallel interface on exiting OpenOCD.
  2179. @end deffn
  2180. For example, the interface configuration file for a
  2181. classic ``Wiggler'' cable on LPT2 might look something like this:
  2182. @example
  2183. interface parport
  2184. parport_port 0x278
  2185. parport_cable wiggler
  2186. @end example
  2187. @end deffn
  2188. @deffn {Interface Driver} {presto}
  2189. ASIX PRESTO USB JTAG programmer.
  2190. @deffn {Config Command} {presto_serial} serial_string
  2191. Configures the USB serial number of the Presto device to use.
  2192. @end deffn
  2193. @end deffn
  2194. @deffn {Interface Driver} {rlink}
  2195. Raisonance RLink USB adapter
  2196. @end deffn
  2197. @deffn {Interface Driver} {usbprog}
  2198. usbprog is a freely programmable USB adapter.
  2199. @end deffn
  2200. @deffn {Interface Driver} {vsllink}
  2201. vsllink is part of Versaloon which is a versatile USB programmer.
  2202. @quotation Note
  2203. This defines quite a few driver-specific commands,
  2204. which are not currently documented here.
  2205. @end quotation
  2206. @end deffn
  2207. @deffn {Interface Driver} {stlink}
  2208. ST Micro ST-LINK adapter.
  2209. @end deffn
  2210. @deffn {Interface Driver} {ZY1000}
  2211. This is the Zylin ZY1000 JTAG debugger.
  2212. @end deffn
  2213. @quotation Note
  2214. This defines some driver-specific commands,
  2215. which are not currently documented here.
  2216. @end quotation
  2217. @deffn Command power [@option{on}|@option{off}]
  2218. Turn power switch to target on/off.
  2219. No arguments: print status.
  2220. @end deffn
  2221. @section Transport Configuration
  2222. @cindex Transport
  2223. As noted earlier, depending on the version of OpenOCD you use,
  2224. and the debug adapter you are using,
  2225. several transports may be available to
  2226. communicate with debug targets (or perhaps to program flash memory).
  2227. @deffn Command {transport list}
  2228. displays the names of the transports supported by this
  2229. version of OpenOCD.
  2230. @end deffn
  2231. @deffn Command {transport select} transport_name
  2232. Select which of the supported transports to use in this OpenOCD session.
  2233. The transport must be supported by the debug adapter hardware and by the
  2234. version of OPenOCD you are using (including the adapter's driver).
  2235. No arguments: returns name of session's selected transport.
  2236. @end deffn
  2237. @subsection JTAG Transport
  2238. @cindex JTAG
  2239. JTAG is the original transport supported by OpenOCD, and most
  2240. of the OpenOCD commands support it.
  2241. JTAG transports expose a chain of one or more Test Access Points (TAPs),
  2242. each of which must be explicitly declared.
  2243. JTAG supports both debugging and boundary scan testing.
  2244. Flash programming support is built on top of debug support.
  2245. @subsection SWD Transport
  2246. @cindex SWD
  2247. @cindex Serial Wire Debug
  2248. SWD (Serial Wire Debug) is an ARM-specific transport which exposes one
  2249. Debug Access Point (DAP, which must be explicitly declared.
  2250. (SWD uses fewer signal wires than JTAG.)
  2251. SWD is debug-oriented, and does not support boundary scan testing.
  2252. Flash programming support is built on top of debug support.
  2253. (Some processors support both JTAG and SWD.)
  2254. @deffn Command {swd newdap} ...
  2255. Declares a single DAP which uses SWD transport.
  2256. Parameters are currently the same as "jtag newtap" but this is
  2257. expected to change.
  2258. @end deffn
  2259. @deffn Command {swd wcr trn prescale}
  2260. Updates TRN (turnaraound delay) and prescaling.fields of the
  2261. Wire Control Register (WCR).
  2262. No parameters: displays current settings.
  2263. @end deffn
  2264. @subsection SPI Transport
  2265. @cindex SPI
  2266. @cindex Serial Peripheral Interface
  2267. The Serial Peripheral Interface (SPI) is a general purpose transport
  2268. which uses four wire signaling. Some processors use it as part of a
  2269. solution for flash programming.
  2270. @anchor{JTAG Speed}
  2271. @section JTAG Speed
  2272. JTAG clock setup is part of system setup.
  2273. It @emph{does not belong with interface setup} since any interface
  2274. only knows a few of the constraints for the JTAG clock speed.
  2275. Sometimes the JTAG speed is
  2276. changed during the target initialization process: (1) slow at
  2277. reset, (2) program the CPU clocks, (3) run fast.
  2278. Both the "slow" and "fast" clock rates are functions of the
  2279. oscillators used, the chip, the board design, and sometimes
  2280. power management software that may be active.
  2281. The speed used during reset, and the scan chain verification which
  2282. follows reset, can be adjusted using a @code{reset-start}
  2283. target event handler.
  2284. It can then be reconfigured to a faster speed by a
  2285. @code{reset-init} target event handler after it reprograms those
  2286. CPU clocks, or manually (if something else, such as a boot loader,
  2287. sets up those clocks).
  2288. @xref{Target Events}.
  2289. When the initial low JTAG speed is a chip characteristic, perhaps
  2290. because of a required oscillator speed, provide such a handler
  2291. in the target config file.
  2292. When that speed is a function of a board-specific characteristic
  2293. such as which speed oscillator is used, it belongs in the board
  2294. config file instead.
  2295. In both cases it's safest to also set the initial JTAG clock rate
  2296. to that same slow speed, so that OpenOCD never starts up using a
  2297. clock speed that's faster than the scan chain can support.
  2298. @example
  2299. jtag_rclk 3000
  2300. $_TARGET.cpu configure -event reset-start @{ jtag_rclk 3000 @}
  2301. @end example
  2302. If your system supports adaptive clocking (RTCK), configuring
  2303. JTAG to use that is probably the most robust approach.
  2304. However, it introduces delays to synchronize clocks; so it
  2305. may not be the fastest solution.
  2306. @b{NOTE:} Script writers should consider using @command{jtag_rclk}
  2307. instead of @command{adapter_khz}, but only for (ARM) cores and boards
  2308. which support adaptive clocking.
  2309. @deffn {Command} adapter_khz max_speed_kHz
  2310. A non-zero speed is in KHZ. Hence: 3000 is 3mhz.
  2311. JTAG interfaces usually support a limited number of
  2312. speeds. The speed actually used won't be faster
  2313. than the speed specified.
  2314. Chip data sheets generally include a top JTAG clock rate.
  2315. The actual rate is often a function of a CPU core clock,
  2316. and is normally less than that peak rate.
  2317. For example, most ARM cores accept at most one sixth of the CPU clock.
  2318. Speed 0 (khz) selects RTCK method.
  2319. @xref{FAQ RTCK}.
  2320. If your system uses RTCK, you won't need to change the
  2321. JTAG clocking after setup.
  2322. Not all interfaces, boards, or targets support ``rtck''.
  2323. If the interface device can not
  2324. support it, an error is returned when you try to use RTCK.
  2325. @end deffn
  2326. @defun jtag_rclk fallback_speed_kHz
  2327. @cindex adaptive clocking
  2328. @cindex RTCK
  2329. This Tcl proc (defined in @file{startup.tcl}) attempts to enable RTCK/RCLK.
  2330. If that fails (maybe the interface, board, or target doesn't
  2331. support it), falls back to the specified frequency.
  2332. @example
  2333. # Fall back to 3mhz if RTCK is not supported
  2334. jtag_rclk 3000
  2335. @end example
  2336. @end defun
  2337. @node Reset Configuration
  2338. @chapter Reset Configuration
  2339. @cindex Reset Configuration
  2340. Every system configuration may require a different reset
  2341. configuration. This can also be quite confusing.
  2342. Resets also interact with @var{reset-init} event handlers,
  2343. which do things like setting up clocks and DRAM, and
  2344. JTAG clock rates. (@xref{JTAG Speed}.)
  2345. They can also interact with JTAG routers.
  2346. Please see the various board files for examples.
  2347. @quotation Note
  2348. To maintainers and integrators:
  2349. Reset configuration touches several things at once.
  2350. Normally the board configuration file
  2351. should define it and assume that the JTAG adapter supports
  2352. everything that's wired up to the board's JTAG connector.
  2353. However, the target configuration file could also make note
  2354. of something the silicon vendor has done inside the chip,
  2355. which will be true for most (or all) boards using that chip.
  2356. And when the JTAG adapter doesn't support everything, the
  2357. user configuration file will need to override parts of
  2358. the reset configuration provided by other files.
  2359. @end quotation
  2360. @section Types of Reset
  2361. There are many kinds of reset possible through JTAG, but
  2362. they may not all work with a given board and adapter.
  2363. That's part of why reset configuration can be error prone.
  2364. @itemize @bullet
  2365. @item
  2366. @emph{System Reset} ... the @emph{SRST} hardware signal
  2367. resets all chips connected to the JTAG adapter, such as processors,
  2368. power management chips, and I/O controllers. Normally resets triggered
  2369. with this signal behave exactly like pressing a RESET button.
  2370. @item
  2371. @emph{JTAG TAP Reset} ... the @emph{TRST} hardware signal resets
  2372. just the TAP controllers connected to the JTAG adapter.
  2373. Such resets should not be visible to the rest of the system; resetting a
  2374. device's TAP controller just puts that controller into a known state.
  2375. @item
  2376. @emph{Emulation Reset} ... many devices can be reset through JTAG
  2377. commands. These resets are often distinguishable from system
  2378. resets, either explicitly (a "reset reason" register says so)
  2379. or implicitly (not all parts of the chip get reset).
  2380. @item
  2381. @emph{Other Resets} ... system-on-chip devices often support
  2382. several other types of reset.
  2383. You may need to arrange that a watchdog timer stops
  2384. while debugging, preventing a watchdog reset.
  2385. There may be individual module resets.
  2386. @end itemize
  2387. In the best case, OpenOCD can hold SRST, then reset
  2388. the TAPs via TRST and send commands through JTAG to halt the
  2389. CPU at the reset vector before the 1st instruction is executed.
  2390. Then when it finally releases the SRST signal, the system is
  2391. halted under debugger control before any code has executed.
  2392. This is the behavior required to support the @command{reset halt}
  2393. and @command{reset init} commands; after @command{reset init} a
  2394. board-specific script might do things like setting up DRAM.
  2395. (@xref{Reset Command}.)
  2396. @anchor{SRST and TRST Issues}
  2397. @section SRST and TRST Issues
  2398. Because SRST and TRST are hardware signals, they can have a
  2399. variety of system-specific constraints. Some of the most
  2400. common issues are:
  2401. @itemize @bullet
  2402. @item @emph{Signal not available} ... Some boards don't wire
  2403. SRST or TRST to the JTAG connector. Some JTAG adapters don't
  2404. support such signals even if they are wired up.
  2405. Use the @command{reset_config} @var{signals} options to say
  2406. when either of those signals is not connected.
  2407. When SRST is not available, your code might not be able to rely
  2408. on controllers having been fully reset during code startup.
  2409. Missing TRST is not a problem, since JTAG-level resets can
  2410. be triggered using with TMS signaling.
  2411. @item @emph{Signals shorted} ... Sometimes a chip, board, or
  2412. adapter will connect SRST to TRST, instead of keeping them separate.
  2413. Use the @command{reset_config} @var{combination} options to say
  2414. when those signals aren't properly independent.
  2415. @item @emph{Timing} ... Reset circuitry like a resistor/capacitor
  2416. delay circuit, reset supervisor, or on-chip features can extend
  2417. the effect of a JTAG adapter's reset for some time after the adapter
  2418. stops issuing the reset. For example, there may be chip or board
  2419. requirements that all reset pulses last for at least a
  2420. certain amount of time; and reset buttons commonly have
  2421. hardware debouncing.
  2422. Use the @command{adapter_nsrst_delay} and @command{jtag_ntrst_delay}
  2423. commands to say when extra delays are needed.
  2424. @item @emph{Drive type} ... Reset lines often have a pullup
  2425. resistor, letting the JTAG interface treat them as open-drain
  2426. signals. But that's not a requirement, so the adapter may need
  2427. to use push/pull output drivers.
  2428. Also, with weak pullups it may be advisable to drive
  2429. signals to both levels (push/pull) to minimize rise times.
  2430. Use the @command{reset_config} @var{trst_type} and
  2431. @var{srst_type} parameters to say how to drive reset signals.
  2432. @item @emph{Special initialization} ... Targets sometimes need
  2433. special JTAG initialization sequences to handle chip-specific
  2434. issues (not limited to errata).
  2435. For example, certain JTAG commands might need to be issued while
  2436. the system as a whole is in a reset state (SRST active)
  2437. but the JTAG scan chain is usable (TRST inactive).
  2438. Many systems treat combined assertion of SRST and TRST as a
  2439. trigger for a harder reset than SRST alone.
  2440. Such custom reset handling is discussed later in this chapter.
  2441. @end itemize
  2442. There can also be other issues.
  2443. Some devices don't fully conform to the JTAG specifications.
  2444. Trivial system-specific differences are common, such as
  2445. SRST and TRST using slightly different names.
  2446. There are also vendors who distribute key JTAG documentation for
  2447. their chips only to developers who have signed a Non-Disclosure
  2448. Agreement (NDA).
  2449. Sometimes there are chip-specific extensions like a requirement to use
  2450. the normally-optional TRST signal (precluding use of JTAG adapters which
  2451. don't pass TRST through), or needing extra steps to complete a TAP reset.
  2452. In short, SRST and especially TRST handling may be very finicky,
  2453. needing to cope with both architecture and board specific constraints.
  2454. @section Commands for Handling Resets
  2455. @deffn {Command} adapter_nsrst_assert_width milliseconds
  2456. Minimum amount of time (in milliseconds) OpenOCD should wait
  2457. after asserting nSRST (active-low system reset) before
  2458. allowing it to be deasserted.
  2459. @end deffn
  2460. @deffn {Command} adapter_nsrst_delay milliseconds
  2461. How long (in milliseconds) OpenOCD should wait after deasserting
  2462. nSRST (active-low system reset) before starting new JTAG operations.
  2463. When a board has a reset button connected to SRST line it will
  2464. probably have hardware debouncing, implying you should use this.
  2465. @end deffn
  2466. @deffn {Command} jtag_ntrst_assert_width milliseconds
  2467. Minimum amount of time (in milliseconds) OpenOCD should wait
  2468. after asserting nTRST (active-low JTAG TAP reset) before
  2469. allowing it to be deasserted.
  2470. @end deffn
  2471. @deffn {Command} jtag_ntrst_delay milliseconds
  2472. How long (in milliseconds) OpenOCD should wait after deasserting
  2473. nTRST (active-low JTAG TAP reset) before starting new JTAG operations.
  2474. @end deffn
  2475. @deffn {Command} reset_config mode_flag ...
  2476. This command displays or modifies the reset configuration
  2477. of your combination of JTAG board and target in target
  2478. configuration scripts.
  2479. Information earlier in this section describes the kind of problems
  2480. the command is intended to address (@pxref{SRST and TRST Issues}).
  2481. As a rule this command belongs only in board config files,
  2482. describing issues like @emph{board doesn't connect TRST};
  2483. or in user config files, addressing limitations derived
  2484. from a particular combination of interface and board.
  2485. (An unlikely example would be using a TRST-only adapter
  2486. with a board that only wires up SRST.)
  2487. The @var{mode_flag} options can be specified in any order, but only one
  2488. of each type -- @var{signals}, @var{combination},
  2489. @var{gates},
  2490. @var{trst_type},
  2491. and @var{srst_type} -- may be specified at a time.
  2492. If you don't provide a new value for a given type, its previous
  2493. value (perhaps the default) is unchanged.
  2494. For example, this means that you don't need to say anything at all about
  2495. TRST just to declare that if the JTAG adapter should want to drive SRST,
  2496. it must explicitly be driven high (@option{srst_push_pull}).
  2497. @itemize
  2498. @item
  2499. @var{signals} can specify which of the reset signals are connected.
  2500. For example, If the JTAG interface provides SRST, but the board doesn't
  2501. connect that signal properly, then OpenOCD can't use it.
  2502. Possible values are @option{none} (the default), @option{trst_only},
  2503. @option{srst_only} and @option{trst_and_srst}.
  2504. @quotation Tip
  2505. If your board provides SRST and/or TRST through the JTAG connector,
  2506. you must declare that so those signals can be used.
  2507. @end quotation
  2508. @item
  2509. The @var{combination} is an optional value specifying broken reset
  2510. signal implementations.
  2511. The default behaviour if no option given is @option{separate},
  2512. indicating everything behaves normally.
  2513. @option{srst_pulls_trst} states that the
  2514. test logic is reset together with the reset of the system (e.g. NXP
  2515. LPC2000, "broken" board layout), @option{trst_pulls_srst} says that
  2516. the system is reset together with the test logic (only hypothetical, I
  2517. haven't seen hardware with such a bug, and can be worked around).
  2518. @option{combined} implies both @option{srst_pulls_trst} and
  2519. @option{trst_pulls_srst}.
  2520. @item
  2521. The @var{gates} tokens control flags that describe some cases where
  2522. JTAG may be unvailable during reset.
  2523. @option{srst_gates_jtag} (default)
  2524. indicates that asserting SRST gates the
  2525. JTAG clock. This means that no communication can happen on JTAG
  2526. while SRST is asserted.
  2527. Its converse is @option{srst_nogate}, indicating that JTAG commands
  2528. can safely be issued while SRST is active.
  2529. @end itemize
  2530. The optional @var{trst_type} and @var{srst_type} parameters allow the
  2531. driver mode of each reset line to be specified. These values only affect
  2532. JTAG interfaces with support for different driver modes, like the Amontec
  2533. JTAGkey and JTAG Accelerator. Also, they are necessarily ignored if the
  2534. relevant signal (TRST or SRST) is not connected.
  2535. @itemize
  2536. @item
  2537. Possible @var{trst_type} driver modes for the test reset signal (TRST)
  2538. are the default @option{trst_push_pull}, and @option{trst_open_drain}.
  2539. Most boards connect this signal to a pulldown, so the JTAG TAPs
  2540. never leave reset unless they are hooked up to a JTAG adapter.
  2541. @item
  2542. Possible @var{srst_type} driver modes for the system reset signal (SRST)
  2543. are the default @option{srst_open_drain}, and @option{srst_push_pull}.
  2544. Most boards connect this signal to a pullup, and allow the
  2545. signal to be pulled low by various events including system
  2546. powerup and pressing a reset button.
  2547. @end itemize
  2548. @end deffn
  2549. @section Custom Reset Handling
  2550. @cindex events
  2551. OpenOCD has several ways to help support the various reset
  2552. mechanisms provided by chip and board vendors.
  2553. The commands shown in the previous section give standard parameters.
  2554. There are also @emph{event handlers} associated with TAPs or Targets.
  2555. Those handlers are Tcl procedures you can provide, which are invoked
  2556. at particular points in the reset sequence.
  2557. @emph{When SRST is not an option} you must set
  2558. up a @code{reset-assert} event handler for your target.
  2559. For example, some JTAG adapters don't include the SRST signal;
  2560. and some boards have multiple targets, and you won't always
  2561. want to reset everything at once.
  2562. After configuring those mechanisms, you might still
  2563. find your board doesn't start up or reset correctly.
  2564. For example, maybe it needs a slightly different sequence
  2565. of SRST and/or TRST manipulations, because of quirks that
  2566. the @command{reset_config} mechanism doesn't address;
  2567. or asserting both might trigger a stronger reset, which
  2568. needs special attention.
  2569. Experiment with lower level operations, such as @command{jtag_reset}
  2570. and the @command{jtag arp_*} operations shown here,
  2571. to find a sequence of operations that works.
  2572. @xref{JTAG Commands}.
  2573. When you find a working sequence, it can be used to override
  2574. @command{jtag_init}, which fires during OpenOCD startup
  2575. (@pxref{Configuration Stage});
  2576. or @command{init_reset}, which fires during reset processing.
  2577. You might also want to provide some project-specific reset
  2578. schemes. For example, on a multi-target board the standard
  2579. @command{reset} command would reset all targets, but you
  2580. may need the ability to reset only one target at time and
  2581. thus want to avoid using the board-wide SRST signal.
  2582. @deffn {Overridable Procedure} init_reset mode
  2583. This is invoked near the beginning of the @command{reset} command,
  2584. usually to provide as much of a cold (power-up) reset as practical.
  2585. By default it is also invoked from @command{jtag_init} if
  2586. the scan chain does not respond to pure JTAG operations.
  2587. The @var{mode} parameter is the parameter given to the
  2588. low level reset command (@option{halt},
  2589. @option{init}, or @option{run}), @option{setup},
  2590. or potentially some other value.
  2591. The default implementation just invokes @command{jtag arp_init-reset}.
  2592. Replacements will normally build on low level JTAG
  2593. operations such as @command{jtag_reset}.
  2594. Operations here must not address individual TAPs
  2595. (or their associated targets)
  2596. until the JTAG scan chain has first been verified to work.
  2597. Implementations must have verified the JTAG scan chain before
  2598. they return.
  2599. This is done by calling @command{jtag arp_init}
  2600. (or @command{jtag arp_init-reset}).
  2601. @end deffn
  2602. @deffn Command {jtag arp_init}
  2603. This validates the scan chain using just the four
  2604. standard JTAG signals (TMS, TCK, TDI, TDO).
  2605. It starts by issuing a JTAG-only reset.
  2606. Then it performs checks to verify that the scan chain configuration
  2607. matches the TAPs it can observe.
  2608. Those checks include checking IDCODE values for each active TAP,
  2609. and verifying the length of their instruction registers using
  2610. TAP @code{-ircapture} and @code{-irmask} values.
  2611. If these tests all pass, TAP @code{setup} events are
  2612. issued to all TAPs with handlers for that event.
  2613. @end deffn
  2614. @deffn Command {jtag arp_init-reset}
  2615. This uses TRST and SRST to try resetting
  2616. everything on the JTAG scan chain
  2617. (and anything else connected to SRST).
  2618. It then invokes the logic of @command{jtag arp_init}.
  2619. @end deffn
  2620. @node TAP Declaration
  2621. @chapter TAP Declaration
  2622. @cindex TAP declaration
  2623. @cindex TAP configuration
  2624. @emph{Test Access Ports} (TAPs) are the core of JTAG.
  2625. TAPs serve many roles, including:
  2626. @itemize @bullet
  2627. @item @b{Debug Target} A CPU TAP can be used as a GDB debug target
  2628. @item @b{Flash Programing} Some chips program the flash directly via JTAG.
  2629. Others do it indirectly, making a CPU do it.
  2630. @item @b{Program Download} Using the same CPU support GDB uses,
  2631. you can initialize a DRAM controller, download code to DRAM, and then
  2632. start running that code.
  2633. @item @b{Boundary Scan} Most chips support boundary scan, which
  2634. helps test for board assembly problems like solder bridges
  2635. and missing connections
  2636. @end itemize
  2637. OpenOCD must know about the active TAPs on your board(s).
  2638. Setting up the TAPs is the core task of your configuration files.
  2639. Once those TAPs are set up, you can pass their names to code
  2640. which sets up CPUs and exports them as GDB targets,
  2641. probes flash memory, performs low-level JTAG operations, and more.
  2642. @section Scan Chains
  2643. @cindex scan chain
  2644. TAPs are part of a hardware @dfn{scan chain},
  2645. which is daisy chain of TAPs.
  2646. They also need to be added to
  2647. OpenOCD's software mirror of that hardware list,
  2648. giving each member a name and associating other data with it.
  2649. Simple scan chains, with a single TAP, are common in
  2650. systems with a single microcontroller or microprocessor.
  2651. More complex chips may have several TAPs internally.
  2652. Very complex scan chains might have a dozen or more TAPs:
  2653. several in one chip, more in the next, and connecting
  2654. to other boards with their own chips and TAPs.
  2655. You can display the list with the @command{scan_chain} command.
  2656. (Don't confuse this with the list displayed by the @command{targets}
  2657. command, presented in the next chapter.
  2658. That only displays TAPs for CPUs which are configured as
  2659. debugging targets.)
  2660. Here's what the scan chain might look like for a chip more than one TAP:
  2661. @verbatim
  2662. TapName Enabled IdCode Expected IrLen IrCap IrMask
  2663. -- ------------------ ------- ---------- ---------- ----- ----- ------
  2664. 0 omap5912.dsp Y 0x03df1d81 0x03df1d81 38 0x01 0x03
  2665. 1 omap5912.arm Y 0x0692602f 0x0692602f 4 0x01 0x0f
  2666. 2 omap5912.unknown Y 0x00000000 0x00000000 8 0x01 0x03
  2667. @end verbatim
  2668. OpenOCD can detect some of that information, but not all
  2669. of it. @xref{Autoprobing}.
  2670. Unfortunately those TAPs can't always be autoconfigured,
  2671. because not all devices provide good support for that.
  2672. JTAG doesn't require supporting IDCODE instructions, and
  2673. chips with JTAG routers may not link TAPs into the chain
  2674. until they are told to do so.
  2675. The configuration mechanism currently supported by OpenOCD
  2676. requires explicit configuration of all TAP devices using
  2677. @command{jtag newtap} commands, as detailed later in this chapter.
  2678. A command like this would declare one tap and name it @code{chip1.cpu}:
  2679. @example
  2680. jtag newtap chip1 cpu -irlen 4 -expected-id 0x3ba00477
  2681. @end example
  2682. Each target configuration file lists the TAPs provided
  2683. by a given chip.
  2684. Board configuration files combine all the targets on a board,
  2685. and so forth.
  2686. Note that @emph{the order in which TAPs are declared is very important.}
  2687. It must match the order in the JTAG scan chain, both inside
  2688. a single chip and between them.
  2689. @xref{FAQ TAP Order}.
  2690. For example, the ST Microsystems STR912 chip has
  2691. three separate TAPs@footnote{See the ST
  2692. document titled: @emph{STR91xFAxxx, Section 3.15 Jtag Interface, Page:
  2693. 28/102, Figure 3: JTAG chaining inside the STR91xFA}.
  2694. @url{}}.
  2695. To configure those taps, @file{target/str912.cfg}
  2696. includes commands something like this:
  2697. @example
  2698. jtag newtap str912 flash ... params ...
  2699. jtag newtap str912 cpu ... params ...
  2700. jtag newtap str912 bs ... params ...
  2701. @end example
  2702. Actual config files use a variable instead of literals like
  2703. @option{str912}, to support more than one chip of each type.
  2704. @xref{Config File Guidelines}.
  2705. @deffn Command {jtag names}
  2706. Returns the names of all current TAPs in the scan chain.
  2707. Use @command{jtag cget} or @command{jtag tapisenabled}
  2708. to examine attributes and state of each TAP.
  2709. @example
  2710. foreach t [jtag names] @{
  2711. puts [format "TAP: %s\n" $t]
  2712. @}
  2713. @end example
  2714. @end deffn
  2715. @deffn Command {scan_chain}
  2716. Displays the TAPs in the scan chain configuration,
  2717. and their status.
  2718. The set of TAPs listed by this command is fixed by
  2719. exiting the OpenOCD configuration stage,
  2720. but systems with a JTAG router can
  2721. enable or disable TAPs dynamically.
  2722. @end deffn
  2723. @c FIXME! "jtag cget" should be able to return all TAP
  2724. @c attributes, like "$target_name cget" does for targets.
  2725. @c Probably want "jtag eventlist", and a "tap-reset" event
  2726. @c (on entry to RESET state).
  2727. @section TAP Names
  2728. @cindex dotted name
  2729. When TAP objects are declared with @command{jtag newtap},
  2730. a @dfn{} is created for the TAP, combining the
  2731. name of a module (usually a chip) and a label for the TAP.
  2732. For example: @code{xilinx.tap}, @code{str912.flash},
  2733. @code{omap3530.jrc}, @code{dm6446.dsp}, or @code{stm32.cpu}.
  2734. Many other commands use that to manipulate or
  2735. refer to the TAP. For example, CPU configuration uses the
  2736. name, as does declaration of NAND or NOR flash banks.
  2737. The components of a dotted name should follow ``C'' symbol
  2738. name rules: start with an alphabetic character, then numbers
  2739. and underscores are OK; while others (including dots!) are not.
  2740. @quotation Tip
  2741. In older code, JTAG TAPs were numbered from 0..N.
  2742. This feature is still present.
  2743. However its use is highly discouraged, and
  2744. should not be relied on; it will be removed by mid-2010.
  2745. Update all of your scripts to use TAP names rather than numbers,
  2746. by paying attention to the runtime warnings they trigger.
  2747. Using TAP numbers in target configuration scripts prevents
  2748. reusing those scripts on boards with multiple targets.
  2749. @end quotation
  2750. @section TAP Declaration Commands
  2751. @c shouldn't this be(come) a {Config Command}?
  2752. @anchor{jtag newtap}
  2753. @deffn Command {jtag newtap} chipname tapname configparams...
  2754. Declares a new TAP with the dotted name @var{chipname}.@var{tapname},
  2755. and configured according to the various @var{configparams}.
  2756. The @var{chipname} is a symbolic name for the chip.
  2757. Conventionally target config files use @code{$_CHIPNAME},
  2758. defaulting to the model name given by the chip vendor but
  2759. overridable.
  2760. @cindex TAP naming convention
  2761. The @var{tapname} reflects the role of that TAP,
  2762. and should follow this convention:
  2763. @itemize @bullet
  2764. @item @code{bs} -- For boundary scan if this is a seperate TAP;
  2765. @item @code{cpu} -- The main CPU of the chip, alternatively
  2766. @code{arm} and @code{dsp} on chips with both ARM and DSP CPUs,
  2767. @code{arm1} and @code{arm2} on chips two ARMs, and so forth;
  2768. @item @code{etb} -- For an embedded trace buffer (example: an ARM ETB11);
  2769. @item @code{flash} -- If the chip has a flash TAP, like the str912;
  2770. @item @code{jrc} -- For JTAG route controller (example: the ICEpick modules
  2771. on many Texas Instruments chips, like the OMAP3530 on Beagleboards);
  2772. @item @code{tap} -- Should be used only FPGA or CPLD like devices
  2773. with a single TAP;
  2774. @item @code{unknownN} -- If you have no idea what the TAP is for (N is a number);
  2775. @item @emph{when in doubt} -- Use the chip maker's name in their data sheet.
  2776. For example, the Freescale IMX31 has a SDMA (Smart DMA) with
  2777. a JTAG TAP; that TAP should be named @code{sdma}.
  2778. @end itemize
  2779. Every TAP requires at least the following @var{configparams}:
  2780. @itemize @bullet
  2781. @item @code{-irlen} @var{NUMBER}
  2782. @*The length in bits of the
  2783. instruction register, such as 4 or 5 bits.
  2784. @end itemize
  2785. A TAP may also provide optional @var{configparams}:
  2786. @itemize @bullet
  2787. @item @code{-disable} (or @code{-enable})
  2788. @*Use the @code{-disable} parameter to flag a TAP which is not
  2789. linked in to the scan chain after a reset using either TRST
  2790. or the JTAG state machine's @sc{reset} state.
  2791. You may use @code{-enable} to highlight the default state
  2792. (the TAP is linked in).
  2793. @xref{Enabling and Disabling TAPs}.
  2794. @item @code{-expected-id} @var{number}
  2795. @*A non-zero @var{number} represents a 32-bit IDCODE
  2796. which you expect to find when the scan chain is examined.
  2797. These codes are not required by all JTAG devices.
  2798. @emph{Repeat the option} as many times as required if more than one
  2799. ID code could appear (for example, multiple versions).
  2800. Specify @var{number} as zero to suppress warnings about IDCODE
  2801. values that were found but not included in the list.
  2802. Provide this value if at all possible, since it lets OpenOCD
  2803. tell when the scan chain it sees isn't right. These values
  2804. are provided in vendors' chip documentation, usually a technical
  2805. reference manual. Sometimes you may need to probe the JTAG
  2806. hardware to find these values.
  2807. @xref{Autoprobing}.
  2808. @item @code{-ignore-version}
  2809. @*Specify this to ignore the JTAG version field in the @code{-expected-id}
  2810. option. When vendors put out multiple versions of a chip, or use the same
  2811. JTAG-level ID for several largely-compatible chips, it may be more practical
  2812. to ignore the version field than to update config files to handle all of
  2813. the various chip IDs.
  2814. @item @code{-ircapture} @var{NUMBER}
  2815. @*The bit pattern loaded by the TAP into the JTAG shift register
  2816. on entry to the @sc{ircapture} state, such as 0x01.
  2817. JTAG requires the two LSBs of this value to be 01.
  2818. By default, @code{-ircapture} and @code{-irmask} are set
  2819. up to verify that two-bit value. You may provide
  2820. additional bits, if you know them, or indicate that
  2821. a TAP doesn't conform to the JTAG specification.
  2822. @item @code{-irmask} @var{NUMBER}
  2823. @*A mask used with @code{-ircapture}
  2824. to verify that instruction scans work correctly.
  2825. Such scans are not used by OpenOCD except to verify that
  2826. there seems to be no problems with JTAG scan chain operations.
  2827. @end itemize
  2828. @end deffn
  2829. @section Other TAP commands
  2830. @deffn Command {jtag cget} @option{-event} name
  2831. @deffnx Command {jtag configure} @option{-event} name string
  2832. At this writing this TAP attribute
  2833. mechanism is used only for event handling.
  2834. (It is not a direct analogue of the @code{cget}/@code{configure}
  2835. mechanism for debugger targets.)
  2836. See the next section for information about the available events.
  2837. The @code{configure} subcommand assigns an event handler,
  2838. a TCL string which is evaluated when the event is triggered.
  2839. The @code{cget} subcommand returns that handler.
  2840. @end deffn
  2841. @anchor{TAP Events}
  2842. @section TAP Events
  2843. @cindex events
  2844. @cindex TAP events
  2845. OpenOCD includes two event mechanisms.
  2846. The one presented here applies to all JTAG TAPs.
  2847. The other applies to debugger targets,
  2848. which are associated with certain TAPs.
  2849. The TAP events currently defined are:
  2850. @itemize @bullet
  2851. @item @b{post-reset}
  2852. @* The TAP has just completed a JTAG reset.
  2853. The tap may still be in the JTAG @sc{reset} state.
  2854. Handlers for these events might perform initialization sequences
  2855. such as issuing TCK cycles, TMS sequences to ensure
  2856. exit from the ARM SWD mode, and more.
  2857. Because the scan chain has not yet been verified, handlers for these events
  2858. @emph{should not issue commands which scan the JTAG IR or DR registers}
  2859. of any particular target.
  2860. @b{NOTE:} As this is written (September 2009), nothing prevents such access.
  2861. @item @b{setup}
  2862. @* The scan chain has been reset and verified.
  2863. This handler may enable TAPs as needed.
  2864. @item @b{tap-disable}
  2865. @* The TAP needs to be disabled. This handler should
  2866. implement @command{jtag tapdisable}
  2867. by issuing the relevant JTAG commands.
  2868. @item @b{tap-enable}
  2869. @* The TAP needs to be enabled. This handler should
  2870. implement @command{jtag tapenable}
  2871. by issuing the relevant JTAG commands.
  2872. @end itemize
  2873. If you need some action after each JTAG reset, which isn't actually
  2874. specific to any TAP (since you can't yet trust the scan chain's
  2875. contents to be accurate), you might:
  2876. @example
  2877. jtag configure CHIP.jrc -event post-reset @{
  2878. echo "JTAG Reset done"
  2879. ... non-scan jtag operations to be done after reset
  2880. @}
  2881. @end example
  2882. @anchor{Enabling and Disabling TAPs}
  2883. @section Enabling and Disabling TAPs
  2884. @cindex JTAG Route Controller
  2885. @cindex jrc
  2886. In some systems, a @dfn{JTAG Route Controller} (JRC)
  2887. is used to enable and/or disable specific JTAG TAPs.
  2888. Many ARM based chips from Texas Instruments include
  2889. an ``ICEpick'' module, which is a JRC.
  2890. Such chips include DaVinci and OMAP3 processors.
  2891. A given TAP may not be visible until the JRC has been
  2892. told to link it into the scan chain; and if the JRC
  2893. has been told to unlink that TAP, it will no longer
  2894. be visible.
  2895. Such routers address problems that JTAG ``bypass mode''
  2896. ignores, such as:
  2897. @itemize
  2898. @item The scan chain can only go as fast as its slowest TAP.
  2899. @item Having many TAPs slows instruction scans, since all
  2900. TAPs receive new instructions.
  2901. @item TAPs in the scan chain must be powered up, which wastes
  2902. power and prevents debugging some power management mechanisms.
  2903. @end itemize
  2904. The IEEE 1149.1 JTAG standard has no concept of a ``disabled'' tap,
  2905. as implied by the existence of JTAG routers.
  2906. However, the upcoming IEEE 1149.7 framework (layered on top of JTAG)
  2907. does include a kind of JTAG router functionality.
  2908. @c (a) currently the event handlers don't seem to be able to
  2909. @c fail in a way that could lead to no-change-of-state.
  2910. In OpenOCD, tap enabling/disabling is invoked by the Tcl commands
  2911. shown below, and is implemented using TAP event handlers.
  2912. So for example, when defining a TAP for a CPU connected to
  2913. a JTAG router, your @file{target.cfg} file
  2914. should define TAP event handlers using
  2915. code that looks something like this:
  2916. @example
  2917. jtag configure CHIP.cpu -event tap-enable @{
  2918. ... jtag operations using CHIP.jrc
  2919. @}
  2920. jtag configure CHIP.cpu -event tap-disable @{
  2921. ... jtag operations using CHIP.jrc
  2922. @}
  2923. @end example
  2924. Then you might want that CPU's TAP enabled almost all the time:
  2925. @example
  2926. jtag configure $CHIP.jrc -event setup "jtag tapenable $CHIP.cpu"
  2927. @end example
  2928. Note how that particular setup event handler declaration
  2929. uses quotes to evaluate @code{$CHIP} when the event is configured.
  2930. Using brackets @{ @} would cause it to be evaluated later,
  2931. at runtime, when it might have a different value.
  2932. @deffn Command {jtag tapdisable}
  2933. If necessary, disables the tap
  2934. by sending it a @option{tap-disable} event.
  2935. Returns the string "1" if the tap
  2936. specified by @var{} is enabled,
  2937. and "0" if it is disabled.
  2938. @end deffn
  2939. @deffn Command {jtag tapenable}
  2940. If necessary, enables the tap
  2941. by sending it a @option{tap-enable} event.
  2942. Returns the string "1" if the tap
  2943. specified by @var{} is enabled,
  2944. and "0" if it is disabled.
  2945. @end deffn
  2946. @deffn Command {jtag tapisenabled}
  2947. Returns the string "1" if the tap
  2948. specified by @var{} is enabled,
  2949. and "0" if it is disabled.
  2950. @quotation Note
  2951. Humans will find the @command{scan_chain} command more helpful
  2952. for querying the state of the JTAG taps.
  2953. @end quotation
  2954. @end deffn
  2955. @anchor{Autoprobing}
  2956. @section Autoprobing
  2957. @cindex autoprobe
  2958. @cindex JTAG autoprobe
  2959. TAP configuration is the first thing that needs to be done
  2960. after interface and reset configuration. Sometimes it's
  2961. hard finding out what TAPs exist, or how they are identified.
  2962. Vendor documentation is not always easy to find and use.
  2963. To help you get past such problems, OpenOCD has a limited
  2964. @emph{autoprobing} ability to look at the scan chain, doing
  2965. a @dfn{blind interrogation} and then reporting the TAPs it finds.
  2966. To use this mechanism, start the OpenOCD server with only data
  2967. that configures your JTAG interface, and arranges to come up
  2968. with a slow clock (many devices don't support fast JTAG clocks
  2969. right when they come out of reset).
  2970. For example, your @file{openocd.cfg} file might have:
  2971. @example
  2972. source [find interface/olimex-arm-usb-tiny-h.cfg]
  2973. reset_config trst_and_srst
  2974. jtag_rclk 8
  2975. @end example
  2976. When you start the server without any TAPs configured, it will
  2977. attempt to autoconfigure the TAPs. There are two parts to this:
  2978. @enumerate
  2979. @item @emph{TAP discovery} ...
  2980. After a JTAG reset (sometimes a system reset may be needed too),
  2981. each TAP's data registers will hold the contents of either the
  2982. IDCODE or BYPASS register.
  2983. If JTAG communication is working, OpenOCD will see each TAP,
  2984. and report what @option{-expected-id} to use with it.
  2985. @item @emph{IR Length discovery} ...
  2986. Unfortunately JTAG does not provide a reliable way to find out
  2987. the value of the @option{-irlen} parameter to use with a TAP
  2988. that is discovered.
  2989. If OpenOCD can discover the length of a TAP's instruction
  2990. register, it will report it.
  2991. Otherwise you may need to consult vendor documentation, such
  2992. as chip data sheets or BSDL files.
  2993. @end enumerate
  2994. In many cases your board will have a simple scan chain with just
  2995. a single device. Here's what OpenOCD reported with one board
  2996. that's a bit more complex:
  2997. @example
  2998. clock speed 8 kHz
  2999. There are no enabled taps. AUTO PROBING MIGHT NOT WORK!!
  3000. AUTO auto0.tap - use "jtag newtap auto0 tap -expected-id 0x2b900f0f ..."
  3001. AUTO auto1.tap - use "jtag newtap auto1 tap -expected-id 0x07926001 ..."
  3002. AUTO auto2.tap - use "jtag newtap auto2 tap -expected-id 0x0b73b02f ..."
  3003. AUTO auto0.tap - use "... -irlen 4"
  3004. AUTO auto1.tap - use "... -irlen 4"
  3005. AUTO auto2.tap - use "... -irlen 6"
  3006. no gdb ports allocated as no target has been specified
  3007. @end example
  3008. Given that information, you should be able to either find some existing
  3009. config files to use, or create your own. If you create your own, you
  3010. would configure from the bottom up: first a @file{target.cfg} file
  3011. with these TAPs, any targets associated with them, and any on-chip
  3012. resources; then a @file{board.cfg} with off-chip resources, clocking,
  3013. and so forth.
  3014. @node CPU Configuration
  3015. @chapter CPU Configuration
  3016. @cindex GDB target
  3017. This chapter discusses how to set up GDB debug targets for CPUs.
  3018. You can also access these targets without GDB
  3019. (@pxref{Architecture and Core Commands},
  3020. and @ref{Target State handling}) and
  3021. through various kinds of NAND and NOR flash commands.
  3022. If you have multiple CPUs you can have multiple such targets.
  3023. We'll start by looking at how to examine the targets you have,
  3024. then look at how to add one more target and how to configure it.
  3025. @section Target List
  3026. @cindex target, current
  3027. @cindex target, list
  3028. All targets that have been set up are part of a list,
  3029. where each member has a name.
  3030. That name should normally be the same as the TAP name.
  3031. You can display the list with the @command{targets}
  3032. (plural!) command.
  3033. This display often has only one CPU; here's what it might
  3034. look like with more than one:
  3035. @verbatim
  3036. TargetName Type Endian TapName State
  3037. -- ------------------ ---------- ------ ------------------ ------------
  3038. 0* at91rm9200.cpu arm920t little at91rm9200.cpu running
  3039. 1 MyTarget cortex_m3 little tap-disabled
  3040. @end verbatim
  3041. One member of that list is the @dfn{current target}, which
  3042. is implicitly referenced by many commands.
  3043. It's the one marked with a @code{*} near the target name.
  3044. In particular, memory addresses often refer to the address
  3045. space seen by that current target.
  3046. Commands like @command{mdw} (memory display words)
  3047. and @command{flash erase_address} (erase NOR flash blocks)
  3048. are examples; and there are many more.
  3049. Several commands let you examine the list of targets:
  3050. @deffn Command {target count}
  3051. @emph{Note: target numbers are deprecated; don't use them.
  3052. They will be removed shortly after August 2010, including this command.
  3053. Iterate target using @command{target names}, not by counting.}
  3054. Returns the number of targets, @math{N}.
  3055. The highest numbered target is @math{N - 1}.
  3056. @example
  3057. set c [target count]
  3058. for @{ set x 0 @} @{ $x < $c @} @{ incr x @} @{
  3059. # Assuming you have created this function
  3060. print_target_details $x
  3061. @}
  3062. @end example
  3063. @end deffn
  3064. @deffn Command {target current}
  3065. Returns the name of the current target.
  3066. @end deffn
  3067. @deffn Command {target names}
  3068. Lists the names of all current targets in the list.
  3069. @example
  3070. foreach t [target names] @{
  3071. puts [format "Target: %s\n" $t]
  3072. @}
  3073. @end example
  3074. @end deffn
  3075. @deffn Command {target number} number
  3076. @emph{Note: target numbers are deprecated; don't use them.
  3077. They will be removed shortly after August 2010, including this command.}
  3078. The list of targets is numbered starting at zero.
  3079. This command returns the name of the target at index @var{number}.
  3080. @example
  3081. set thename [target number $x]
  3082. puts [format "Target %d is: %s\n" $x $thename]
  3083. @end example
  3084. @end deffn
  3085. @c yep, "target list" would have been better.
  3086. @c plus maybe "target setdefault".
  3087. @deffn Command targets [name]
  3088. @emph{Note: the name of this command is plural. Other target
  3089. command names are singular.}
  3090. With no parameter, this command displays a table of all known
  3091. targets in a user friendly form.
  3092. With a parameter, this command sets the current target to
  3093. the given target with the given @var{name}; this is
  3094. only relevant on boards which have more than one target.
  3095. @end deffn
  3096. @section Target CPU Types and Variants
  3097. @cindex target type
  3098. @cindex CPU type
  3099. @cindex CPU variant
  3100. Each target has a @dfn{CPU type}, as shown in the output of
  3101. the @command{targets} command. You need to specify that type
  3102. when calling @command{target create}.
  3103. The CPU type indicates more than just the instruction set.
  3104. It also indicates how that instruction set is implemented,
  3105. what kind of debug support it integrates,
  3106. whether it has an MMU (and if so, what kind),
  3107. what core-specific commands may be available
  3108. (@pxref{Architecture and Core Commands}),
  3109. and more.
  3110. For some CPU types, OpenOCD also defines @dfn{variants} which
  3111. indicate differences that affect their handling.
  3112. For example, a particular implementation bug might need to be
  3113. worked around in some chip versions.
  3114. It's easy to see what target types are supported,
  3115. since there's a command to list them.
  3116. However, there is currently no way to list what target variants
  3117. are supported (other than by reading the OpenOCD source code).
  3118. @anchor{target types}
  3119. @deffn Command {target types}
  3120. Lists all supported target types.
  3121. At this writing, the supported CPU types and variants are:
  3122. @itemize @bullet
  3123. @item @code{arm11} -- this is a generation of ARMv6 cores
  3124. @item @code{arm720t} -- this is an ARMv4 core with an MMU
  3125. @item @code{arm7tdmi} -- this is an ARMv4 core
  3126. @item @code{arm920t} -- this is an ARMv4 core with an MMU
  3127. @item @code{arm926ejs} -- this is an ARMv5 core with an MMU
  3128. @item @code{arm966e} -- this is an ARMv5 core
  3129. @item @code{arm9tdmi} -- this is an ARMv4 core
  3130. @item @code{avr} -- implements Atmel's 8-bit AVR instruction set.
  3131. (Support for this is preliminary and incomplete.)
  3132. @item @code{cortex_a8} -- this is an ARMv7 core with an MMU
  3133. @item @code{cortex_m3} -- this is an ARMv7 core, supporting only the
  3134. compact Thumb2 instruction set.
  3135. @item @code{dragonite} -- resembles arm966e
  3136. @item @code{dsp563xx} -- implements Freescale's 24-bit DSP.
  3137. (Support for this is still incomplete.)
  3138. @item @code{fa526} -- resembles arm920 (w/o Thumb)
  3139. @item @code{feroceon} -- resembles arm926
  3140. @item @code{mips_m4k} -- a MIPS core. This supports one variant:
  3141. @item @code{xscale} -- this is actually an architecture,
  3142. not a CPU type. It is based on the ARMv5 architecture.
  3143. There are several variants defined:
  3144. @itemize @minus
  3145. @item @code{ixp42x}, @code{ixp45x}, @code{ixp46x},
  3146. @code{pxa27x} ... instruction register length is 7 bits
  3147. @item @code{pxa250}, @code{pxa255},
  3148. @code{pxa26x} ... instruction register length is 5 bits
  3149. @item @code{pxa3xx} ... instruction register length is 11 bits
  3150. @end itemize
  3151. @end itemize
  3152. @end deffn
  3153. To avoid being confused by the variety of ARM based cores, remember
  3154. this key point: @emph{ARM is a technology licencing company}.
  3155. (See: @url{}.)
  3156. The CPU name used by OpenOCD will reflect the CPU design that was
  3157. licenced, not a vendor brand which incorporates that design.
  3158. Name prefixes like arm7, arm9, arm11, and cortex
  3159. reflect design generations;
  3160. while names like ARMv4, ARMv5, ARMv6, and ARMv7
  3161. reflect an architecture version implemented by a CPU design.
  3162. @anchor{Target Configuration}
  3163. @section Target Configuration
  3164. Before creating a ``target'', you must have added its TAP to the scan chain.
  3165. When you've added that TAP, you will have a @code{}
  3166. which is used to set up the CPU support.
  3167. The chip-specific configuration file will normally configure its CPU(s)
  3168. right after it adds all of the chip's TAPs to the scan chain.
  3169. Although you can set up a target in one step, it's often clearer if you
  3170. use shorter commands and do it in two steps: create it, then configure
  3171. optional parts.
  3172. All operations on the target after it's created will use a new
  3173. command, created as part of target creation.
  3174. The two main things to configure after target creation are
  3175. a work area, which usually has target-specific defaults even
  3176. if the board setup code overrides them later;
  3177. and event handlers (@pxref{Target Events}), which tend
  3178. to be much more board-specific.
  3179. The key steps you use might look something like this
  3180. @example
  3181. target create MyTarget cortex_m3 -chain-position mychip.cpu
  3182. $MyTarget configure -work-area-phys 0x08000 -work-area-size 8096
  3183. $MyTarget configure -event reset-deassert-pre @{ jtag_rclk 5 @}
  3184. $MyTarget configure -event reset-init @{ myboard_reinit @}
  3185. @end example
  3186. You should specify a working area if you can; typically it uses some
  3187. on-chip SRAM.
  3188. Such a working area can speed up many things, including bulk
  3189. writes to target memory;
  3190. flash operations like checking to see if memory needs to be erased;
  3191. GDB memory checksumming;
  3192. and more.
  3193. @quotation Warning
  3194. On more complex chips, the work area can become
  3195. inaccessible when application code
  3196. (such as an operating system)
  3197. enables or disables the MMU.
  3198. For example, the particular MMU context used to acess the virtual
  3199. address will probably matter ... and that context might not have
  3200. easy access to other addresses needed.
  3201. At this writing, OpenOCD doesn't have much MMU intelligence.
  3202. @end quotation
  3203. It's often very useful to define a @code{reset-init} event handler.
  3204. For systems that are normally used with a boot loader,
  3205. common tasks include updating clocks and initializing memory
  3206. controllers.
  3207. That may be needed to let you write the boot loader into flash,
  3208. in order to ``de-brick'' your board; or to load programs into
  3209. external DDR memory without having run the boot loader.
  3210. @deffn Command {target create} target_name type configparams...
  3211. This command creates a GDB debug target that refers to a specific JTAG tap.
  3212. It enters that target into a list, and creates a new
  3213. command (@command{@var{target_name}}) which is used for various
  3214. purposes including additional configuration.
  3215. @itemize @bullet
  3216. @item @var{target_name} ... is the name of the debug target.
  3217. By convention this should be the same as the @emph{}
  3218. of the TAP associated with this target, which must be specified here
  3219. using the @code{-chain-position @var{}} configparam.
  3220. This name is also used to create the target object command,
  3221. referred to here as @command{$target_name},
  3222. and in other places the target needs to be identified.
  3223. @item @var{type} ... specifies the target type. @xref{target types}.
  3224. @item @var{configparams} ... all parameters accepted by
  3225. @command{$target_name configure} are permitted.
  3226. If the target is big-endian, set it here with @code{-endian big}.
  3227. If the variant matters, set it here with @code{-variant}.
  3228. You @emph{must} set the @code{-chain-position @var{}} here.
  3229. @end itemize
  3230. @end deffn
  3231. @deffn Command {$target_name configure} configparams...
  3232. The options accepted by this command may also be
  3233. specified as parameters to @command{target create}.
  3234. Their values can later be queried one at a time by
  3235. using the @command{$target_name cget} command.
  3236. @emph{Warning:} changing some of these after setup is dangerous.
  3237. For example, moving a target from one TAP to another;
  3238. and changing its endianness or variant.
  3239. @itemize @bullet
  3240. @item @code{-chain-position} @var{} -- names the TAP
  3241. used to access this target.
  3242. @item @code{-endian} (@option{big}|@option{little}) -- specifies
  3243. whether the CPU uses big or little endian conventions
  3244. @item @code{-event} @var{event_name} @var{event_body} --
  3245. @xref{Target Events}.
  3246. Note that this updates a list of named event handlers.
  3247. Calling this twice with two different event names assigns
  3248. two different handlers, but calling it twice with the
  3249. same event name assigns only one handler.
  3250. @item @code{-variant} @var{name} -- specifies a variant of the target,
  3251. which OpenOCD needs to know about.
  3252. @item @code{-work-area-backup} (@option{0}|@option{1}) -- says
  3253. whether the work area gets backed up; by default,
  3254. @emph{it is not backed up.}
  3255. When possible, use a working_area that doesn't need to be backed up,
  3256. since performing a backup slows down operations.
  3257. For example, the beginning of an SRAM block is likely to
  3258. be used by most build systems, but the end is often unused.
  3259. @item @code{-work-area-size} @var{size} -- specify work are size,
  3260. in bytes. The same size applies regardless of whether its physical
  3261. or virtual address is being used.
  3262. @item @code{-work-area-phys} @var{address} -- set the work area
  3263. base @var{address} to be used when no MMU is active.
  3264. @item @code{-work-area-virt} @var{address} -- set the work area
  3265. base @var{address} to be used when an MMU is active.
  3266. @emph{Do not specify a value for this except on targets with an MMU.}
  3267. The value should normally correspond to a static mapping for the
  3268. @code{-work-area-phys} address, set up by the current operating system.
  3269. @end itemize
  3270. @end deffn
  3271. @section Other $target_name Commands
  3272. @cindex object command
  3273. The Tcl/Tk language has the concept of object commands,
  3274. and OpenOCD adopts that same model for targets.
  3275. A good Tk example is a on screen button.
  3276. Once a button is created a button
  3277. has a name (a path in Tk terms) and that name is useable as a first
  3278. class command. For example in Tk, one can create a button and later
  3279. configure it like this:
  3280. @example
  3281. # Create
  3282. button .foobar -background red -command @{ foo @}
  3283. # Modify
  3284. .foobar configure -foreground blue
  3285. # Query
  3286. set x [.foobar cget -background]
  3287. # Report
  3288. puts [format "The button is %s" $x]
  3289. @end example
  3290. In OpenOCD's terms, the ``target'' is an object just like a Tcl/Tk
  3291. button, and its object commands are invoked the same way.
  3292. @example
  3293. str912.cpu mww 0x1234 0x42
  3294. omap3530.cpu mww 0x5555 123
  3295. @end example
  3296. The commands supported by OpenOCD target objects are:
  3297. @deffn Command {$target_name arp_examine}
  3298. @deffnx Command {$target_name arp_halt}
  3299. @deffnx Command {$target_name arp_poll}
  3300. @deffnx Command {$target_name arp_reset}
  3301. @deffnx Command {$target_name arp_waitstate}
  3302. Internal OpenOCD scripts (most notably @file{startup.tcl})
  3303. use these to deal with specific reset cases.
  3304. They are not otherwise documented here.
  3305. @end deffn
  3306. @deffn Command {$target_name array2mem} arrayname width address count
  3307. @deffnx Command {$target_name mem2array} arrayname width address count
  3308. These provide an efficient script-oriented interface to memory.
  3309. The @code{array2mem} primitive writes bytes, halfwords, or words;
  3310. while @code{mem2array} reads them.
  3311. In both cases, the TCL side uses an array, and
  3312. the target side uses raw memory.
  3313. The efficiency comes from enabling the use of
  3314. bulk JTAG data transfer operations.
  3315. The script orientation comes from working with data
  3316. values that are packaged for use by TCL scripts;
  3317. @command{mdw} type primitives only print data they retrieve,
  3318. and neither store nor return those values.
  3319. @itemize
  3320. @item @var{arrayname} ... is the name of an array variable
  3321. @item @var{width} ... is 8/16/32 - indicating the memory access size
  3322. @item @var{address} ... is the target memory address
  3323. @item @var{count} ... is the number of elements to process
  3324. @end itemize
  3325. @end deffn
  3326. @deffn Command {$target_name cget} queryparm
  3327. Each configuration parameter accepted by
  3328. @command{$target_name configure}
  3329. can be individually queried, to return its current value.
  3330. The @var{queryparm} is a parameter name
  3331. accepted by that command, such as @code{-work-area-phys}.
  3332. There are a few special cases:
  3333. @itemize @bullet
  3334. @item @code{-event} @var{event_name} -- returns the handler for the
  3335. event named @var{event_name}.
  3336. This is a special case because setting a handler requires
  3337. two parameters.
  3338. @item @code{-type} -- returns the target type.
  3339. This is a special case because this is set using
  3340. @command{target create} and can't be changed
  3341. using @command{$target_name configure}.
  3342. @end itemize
  3343. For example, if you wanted to summarize information about
  3344. all the targets you might use something like this:
  3345. @example
  3346. foreach name [target names] @{
  3347. set y [$name cget -endian]
  3348. set z [$name cget -type]
  3349. puts [format "Chip %d is %s, Endian: %s, type: %s" \
  3350. $x $name $y $z]
  3351. @}
  3352. @end example
  3353. @end deffn
  3354. @anchor{target curstate}
  3355. @deffn Command {$target_name curstate}
  3356. Displays the current target state:
  3357. @code{debug-running},
  3358. @code{halted},
  3359. @code{reset},
  3360. @code{running}, or @code{unknown}.
  3361. (Also, @pxref{Event Polling}.)
  3362. @end deffn
  3363. @deffn Command {$target_name eventlist}
  3364. Displays a table listing all event handlers
  3365. currently associated with this target.
  3366. @xref{Target Events}.
  3367. @end deffn
  3368. @deffn Command {$target_name invoke-event} event_name
  3369. Invokes the handler for the event named @var{event_name}.
  3370. (This is primarily intended for use by OpenOCD framework
  3371. code, for example by the reset code in @file{startup.tcl}.)
  3372. @end deffn
  3373. @deffn Command {$target_name mdw} addr [count]
  3374. @deffnx Command {$target_name mdh} addr [count]
  3375. @deffnx Command {$target_name mdb} addr [count]
  3376. Display contents of address @var{addr}, as
  3377. 32-bit words (@command{mdw}), 16-bit halfwords (@command{mdh}),
  3378. or 8-bit bytes (@command{mdb}).
  3379. If @var{count} is specified, displays that many units.
  3380. (If you want to manipulate the data instead of displaying it,
  3381. see the @code{mem2array} primitives.)
  3382. @end deffn
  3383. @deffn Command {$target_name mww} addr word
  3384. @deffnx Command {$target_name mwh} addr halfword
  3385. @deffnx Command {$target_name mwb} addr byte
  3386. Writes the specified @var{word} (32 bits),
  3387. @var{halfword} (16 bits), or @var{byte} (8-bit) pattern,
  3388. at the specified address @var{addr}.
  3389. @end deffn
  3390. @anchor{Target Events}
  3391. @section Target Events
  3392. @cindex target events
  3393. @cindex events
  3394. At various times, certain things can happen, or you want them to happen.
  3395. For example:
  3396. @itemize @bullet
  3397. @item What should happen when GDB connects? Should your target reset?
  3398. @item When GDB tries to flash the target, do you need to enable the flash via a special command?
  3399. @item Is using SRST appropriate (and possible) on your system?
  3400. Or instead of that, do you need to issue JTAG commands to trigger reset?
  3401. SRST usually resets everything on the scan chain, which can be inappropriate.
  3402. @item During reset, do you need to write to certain memory locations
  3403. to set up system clocks or
  3404. to reconfigure the SDRAM?
  3405. How about configuring the watchdog timer, or other peripherals,
  3406. to stop running while you hold the core stopped for debugging?
  3407. @end itemize
  3408. All of the above items can be addressed by target event handlers.
  3409. These are set up by @command{$target_name configure -event} or
  3410. @command{target create ... -event}.
  3411. The programmer's model matches the @code{-command} option used in Tcl/Tk
  3412. buttons and events. The two examples below act the same, but one creates
  3413. and invokes a small procedure while the other inlines it.
  3414. @example
  3415. proc my_attach_proc @{ @} @{
  3416. echo "Reset..."
  3417. reset halt
  3418. @}
  3419. mychip.cpu configure -event gdb-attach my_attach_proc
  3420. mychip.cpu configure -event gdb-attach @{
  3421. echo "Reset..."
  3422. # To make flash probe and gdb load to flash work we need a reset init.
  3423. reset init
  3424. @}
  3425. @end example
  3426. The following target events are defined:
  3427. @itemize @bullet
  3428. @item @b{debug-halted}
  3429. @* The target has halted for debug reasons (i.e.: breakpoint)
  3430. @item @b{debug-resumed}
  3431. @* The target has resumed (i.e.: gdb said run)
  3432. @item @b{early-halted}
  3433. @* Occurs early in the halt process
  3434. @ignore
  3435. @item @b{examine-end}
  3436. @* Currently not used (goal: when JTAG examine completes)
  3437. @item @b{examine-start}
  3438. @* Currently not used (goal: when JTAG examine starts)
  3439. @end ignore
  3440. @item @b{gdb-attach}
  3441. @* When GDB connects. This is before any communication with the target, so this
  3442. can be used to set up the target so it is possible to probe flash. Probing flash
  3443. is necessary during gdb connect if gdb load is to write the image to flash. Another
  3444. use of the flash memory map is for GDB to automatically hardware/software breakpoints
  3445. depending on whether the breakpoint is in RAM or read only memory.
  3446. @item @b{gdb-detach}
  3447. @* When GDB disconnects
  3448. @item @b{gdb-end}
  3449. @* When the target has halted and GDB is not doing anything (see early halt)
  3450. @item @b{gdb-flash-erase-start}
  3451. @* Before the GDB flash process tries to erase the flash
  3452. @item @b{gdb-flash-erase-end}
  3453. @* After the GDB flash process has finished erasing the flash
  3454. @item @b{gdb-flash-write-start}
  3455. @* Before GDB writes to the flash
  3456. @item @b{gdb-flash-write-end}
  3457. @* After GDB writes to the flash
  3458. @item @b{gdb-start}
  3459. @* Before the target steps, gdb is trying to start/resume the target
  3460. @item @b{halted}
  3461. @* The target has halted
  3462. @ignore
  3463. @item @b{old-gdb_program_config}
  3464. @* DO NOT USE THIS: Used internally
  3465. @item @b{old-pre_resume}
  3466. @* DO NOT USE THIS: Used internally
  3467. @end ignore
  3468. @item @b{reset-assert-pre}
  3469. @* Issued as part of @command{reset} processing
  3470. after @command{reset_init} was triggered
  3471. but before either SRST alone is re-asserted on the scan chain,
  3472. or @code{reset-assert} is triggered.
  3473. @item @b{reset-assert}
  3474. @* Issued as part of @command{reset} processing
  3475. after @command{reset-assert-pre} was triggered.
  3476. When such a handler is present, cores which support this event will use
  3477. it instead of asserting SRST.
  3478. This support is essential for debugging with JTAG interfaces which
  3479. don't include an SRST line (JTAG doesn't require SRST), and for
  3480. selective reset on scan chains that have multiple targets.
  3481. @item @b{reset-assert-post}
  3482. @* Issued as part of @command{reset} processing
  3483. after @code{reset-assert} has been triggered.
  3484. or the target asserted SRST on the entire scan chain.
  3485. @item @b{reset-deassert-pre}
  3486. @* Issued as part of @command{reset} processing
  3487. after @code{reset-assert-post} has been triggered.
  3488. @item @b{reset-deassert-post}
  3489. @* Issued as part of @command{reset} processing
  3490. after @code{reset-deassert-pre} has been triggered
  3491. and (if the target is using it) after SRST has been
  3492. released on the scan chain.
  3493. @item @b{reset-end}
  3494. @* Issued as the final step in @command{reset} processing.
  3495. @ignore
  3496. @item @b{reset-halt-post}
  3497. @* Currently not used
  3498. @item @b{reset-halt-pre}
  3499. @* Currently not used
  3500. @end ignore
  3501. @item @b{reset-init}
  3502. @* Used by @b{reset init} command for board-specific initialization.
  3503. This event fires after @emph{reset-deassert-post}.
  3504. This is where you would configure PLLs and clocking, set up DRAM so
  3505. you can download programs that don't fit in on-chip SRAM, set up pin
  3506. multiplexing, and so on.
  3507. (You may be able to switch to a fast JTAG clock rate here, after
  3508. the target clocks are fully set up.)
  3509. @item @b{reset-start}
  3510. @* Issued as part of @command{reset} processing
  3511. before @command{reset_init} is called.
  3512. This is the most robust place to use @command{jtag_rclk}
  3513. or @command{adapter_khz} to switch to a low JTAG clock rate,
  3514. when reset disables PLLs needed to use a fast clock.
  3515. @ignore
  3516. @item @b{reset-wait-pos}
  3517. @* Currently not used
  3518. @item @b{reset-wait-pre}
  3519. @* Currently not used
  3520. @end ignore
  3521. @item @b{resume-start}
  3522. @* Before any target is resumed
  3523. @item @b{resume-end}
  3524. @* After all targets have resumed
  3525. @item @b{resume-ok}
  3526. @* Success
  3527. @item @b{resumed}
  3528. @* Target has resumed
  3529. @end itemize
  3530. @node Flash Commands
  3531. @chapter Flash Commands
  3532. OpenOCD has different commands for NOR and NAND flash;
  3533. the ``flash'' command works with NOR flash, while
  3534. the ``nand'' command works with NAND flash.
  3535. This partially reflects different hardware technologies:
  3536. NOR flash usually supports direct CPU instruction and data bus access,
  3537. while data from a NAND flash must be copied to memory before it can be
  3538. used. (SPI flash must also be copied to memory before use.)
  3539. However, the documentation also uses ``flash'' as a generic term;
  3540. for example, ``Put flash configuration in board-specific files''.
  3541. Flash Steps:
  3542. @enumerate
  3543. @item Configure via the command @command{flash bank}
  3544. @* Do this in a board-specific configuration file,
  3545. passing parameters as needed by the driver.
  3546. @item Operate on the flash via @command{flash subcommand}
  3547. @* Often commands to manipulate the flash are typed by a human, or run
  3548. via a script in some automated way. Common tasks include writing a
  3549. boot loader, operating system, or other data.
  3550. @item GDB Flashing
  3551. @* Flashing via GDB requires the flash be configured via ``flash
  3552. bank'', and the GDB flash features be enabled.
  3553. @xref{GDB Configuration}.
  3554. @end enumerate
  3555. Many CPUs have the ablity to ``boot'' from the first flash bank.
  3556. This means that misprogramming that bank can ``brick'' a system,
  3557. so that it can't boot.
  3558. JTAG tools, like OpenOCD, are often then used to ``de-brick'' the
  3559. board by (re)installing working boot firmware.
  3560. @anchor{NOR Configuration}
  3561. @section Flash Configuration Commands
  3562. @cindex flash configuration
  3563. @deffn {Config Command} {flash bank} name driver base size chip_width bus_width target [driver_options]
  3564. Configures a flash bank which provides persistent storage
  3565. for addresses from @math{base} to @math{base + size - 1}.
  3566. These banks will often be visible to GDB through the target's memory map.
  3567. In some cases, configuring a flash bank will activate extra commands;
  3568. see the driver-specific documentation.
  3569. @itemize @bullet
  3570. @item @var{name} ... may be used to reference the flash bank
  3571. in other flash commands. A number is also available.
  3572. @item @var{driver} ... identifies the controller driver
  3573. associated with the flash bank being declared.
  3574. This is usually @code{cfi} for external flash, or else
  3575. the name of a microcontroller with embedded flash memory.
  3576. @xref{Flash Driver List}.
  3577. @item @var{base} ... Base address of the flash chip.
  3578. @item @var{size} ... Size of the chip, in bytes.
  3579. For some drivers, this value is detected from the hardware.
  3580. @item @var{chip_width} ... Width of the flash chip, in bytes;
  3581. ignored for most microcontroller drivers.
  3582. @item @var{bus_width} ... Width of the data bus used to access the
  3583. chip, in bytes; ignored for most microcontroller drivers.
  3584. @item @var{target} ... Names the target used to issue
  3585. commands to the flash controller.
  3586. @comment Actually, it's currently a controller-specific parameter...
  3587. @item @var{driver_options} ... drivers may support, or require,
  3588. additional parameters. See the driver-specific documentation
  3589. for more information.
  3590. @end itemize
  3591. @quotation Note
  3592. This command is not available after OpenOCD initialization has completed.
  3593. Use it in board specific configuration files, not interactively.
  3594. @end quotation
  3595. @end deffn
  3596. @comment the REAL name for this command is "ocd_flash_banks"
  3597. @comment less confusing would be: "flash list" (like "nand list")
  3598. @deffn Command {flash banks}
  3599. Prints a one-line summary of each device that was
  3600. declared using @command{flash bank}, numbered from zero.
  3601. Note that this is the @emph{plural} form;
  3602. the @emph{singular} form is a very different command.
  3603. @end deffn
  3604. @deffn Command {flash list}
  3605. Retrieves a list of associative arrays for each device that was
  3606. declared using @command{flash bank}, numbered from zero.
  3607. This returned list can be manipulated easily from within scripts.
  3608. @end deffn
  3609. @deffn Command {flash probe} num
  3610. Identify the flash, or validate the parameters of the configured flash. Operation
  3611. depends on the flash type.
  3612. The @var{num} parameter is a value shown by @command{flash banks}.
  3613. Most flash commands will implicitly @emph{autoprobe} the bank;
  3614. flash drivers can distinguish between probing and autoprobing,
  3615. but most don't bother.
  3616. @end deffn
  3617. @section Erasing, Reading, Writing to Flash
  3618. @cindex flash erasing
  3619. @cindex flash reading
  3620. @cindex flash writing
  3621. @cindex flash programming
  3622. One feature distinguishing NOR flash from NAND or serial flash technologies
  3623. is that for read access, it acts exactly like any other addressible memory.
  3624. This means you can use normal memory read commands like @command{mdw} or
  3625. @command{dump_image} with it, with no special @command{flash} subcommands.
  3626. @xref{Memory access}, and @ref{Image access}.
  3627. Write access works differently. Flash memory normally needs to be erased
  3628. before it's written. Erasing a sector turns all of its bits to ones, and
  3629. writing can turn ones into zeroes. This is why there are special commands
  3630. for interactive erasing and writing, and why GDB needs to know which parts
  3631. of the address space hold NOR flash memory.
  3632. @quotation Note
  3633. Most of these erase and write commands leverage the fact that NOR flash
  3634. chips consume target address space. They implicitly refer to the current
  3635. JTAG target, and map from an address in that target's address space
  3636. back to a flash bank.
  3637. @comment In May 2009, those mappings may fail if any bank associated
  3638. @comment with that target doesn't succesfuly autoprobe ... bug worth fixing?
  3639. A few commands use abstract addressing based on bank and sector numbers,
  3640. and don't depend on searching the current target and its address space.
  3641. Avoid confusing the two command models.
  3642. @end quotation
  3643. Some flash chips implement software protection against accidental writes,
  3644. since such buggy writes could in some cases ``brick'' a system.
  3645. For such systems, erasing and writing may require sector protection to be
  3646. disabled first.
  3647. Examples include CFI flash such as ``Intel Advanced Bootblock flash'',
  3648. and AT91SAM7 on-chip flash.
  3649. @xref{flash protect}.
  3650. @anchor{flash erase_sector}
  3651. @deffn Command {flash erase_sector} num first last
  3652. Erase sectors in bank @var{num}, starting at sector @var{first}
  3653. up to and including @var{last}.
  3654. Sector numbering starts at 0.
  3655. Providing a @var{last} sector of @option{last}
  3656. specifies "to the end of the flash bank".
  3657. The @var{num} parameter is a value shown by @command{flash banks}.
  3658. @end deffn
  3659. @deffn Command {flash erase_address} [@option{pad}] [@option{unlock}] address length
  3660. Erase sectors starting at @var{address} for @var{length} bytes.
  3661. Unless @option{pad} is specified, @math{address} must begin a
  3662. flash sector, and @math{address + length - 1} must end a sector.
  3663. Specifying @option{pad} erases extra data at the beginning and/or
  3664. end of the specified region, as needed to erase only full sectors.
  3665. The flash bank to use is inferred from the @var{address}, and
  3666. the specified length must stay within that bank.
  3667. As a special case, when @var{length} is zero and @var{address} is
  3668. the start of the bank, the whole flash is erased.
  3669. If @option{unlock} is specified, then the flash is unprotected
  3670. before erase starts.
  3671. @end deffn
  3672. @deffn Command {flash fillw} address word length
  3673. @deffnx Command {flash fillh} address halfword length
  3674. @deffnx Command {flash fillb} address byte length
  3675. Fills flash memory with the specified @var{word} (32 bits),
  3676. @var{halfword} (16 bits), or @var{byte} (8-bit) pattern,
  3677. starting at @var{address} and continuing
  3678. for @var{length} units (word/halfword/byte).
  3679. No erasure is done before writing; when needed, that must be done
  3680. before issuing this command.
  3681. Writes are done in blocks of up to 1024 bytes, and each write is
  3682. verified by reading back the data and comparing it to what was written.
  3683. The flash bank to use is inferred from the @var{address} of
  3684. each block, and the specified length must stay within that bank.
  3685. @end deffn
  3686. @comment no current checks for errors if fill blocks touch multiple banks!
  3687. @anchor{flash write_bank}
  3688. @deffn Command {flash write_bank} num filename offset
  3689. Write the binary @file{filename} to flash bank @var{num},
  3690. starting at @var{offset} bytes from the beginning of the bank.
  3691. The @var{num} parameter is a value shown by @command{flash banks}.
  3692. @end deffn
  3693. @anchor{flash write_image}
  3694. @deffn Command {flash write_image} [erase] [unlock] filename [offset] [type]
  3695. Write the image @file{filename} to the current target's flash bank(s).
  3696. A relocation @var{offset} may be specified, in which case it is added
  3697. to the base address for each section in the image.
  3698. The file [@var{type}] can be specified
  3699. explicitly as @option{bin} (binary), @option{ihex} (Intel hex),
  3700. @option{elf} (ELF file), @option{s19} (Motorola s19).
  3701. @option{mem}, or @option{builder}.
  3702. The relevant flash sectors will be erased prior to programming
  3703. if the @option{erase} parameter is given. If @option{unlock} is
  3704. provided, then the flash banks are unlocked before erase and
  3705. program. The flash bank to use is inferred from the address of
  3706. each image section.
  3707. @quotation Warning
  3708. Be careful using the @option{erase} flag when the flash is holding
  3709. data you want to preserve.
  3710. Portions of the flash outside those described in the image's
  3711. sections might be erased with no notice.
  3712. @itemize
  3713. @item
  3714. When a section of the image being written does not fill out all the
  3715. sectors it uses, the unwritten parts of those sectors are necessarily
  3716. also erased, because sectors can't be partially erased.
  3717. @item
  3718. Data stored in sector "holes" between image sections are also affected.
  3719. For example, "@command{flash write_image erase ...}" of an image with
  3720. one byte at the beginning of a flash bank and one byte at the end
  3721. erases the entire bank -- not just the two sectors being written.
  3722. @end itemize
  3723. Also, when flash protection is important, you must re-apply it after
  3724. it has been removed by the @option{unlock} flag.
  3725. @end quotation
  3726. @end deffn
  3727. @section Other Flash commands
  3728. @cindex flash protection
  3729. @deffn Command {flash erase_check} num
  3730. Check erase state of sectors in flash bank @var{num},
  3731. and display that status.
  3732. The @var{num} parameter is a value shown by @command{flash banks}.
  3733. @end deffn
  3734. @deffn Command {flash info} num
  3735. Print info about flash bank @var{num}
  3736. The @var{num} parameter is a value shown by @command{flash banks}.
  3737. This command will first query the hardware, it does not print cached
  3738. and possibly stale information.
  3739. @end deffn
  3740. @anchor{flash protect}
  3741. @deffn Command {flash protect} num first last (@option{on}|@option{off})
  3742. Enable (@option{on}) or disable (@option{off}) protection of flash sectors
  3743. in flash bank @var{num}, starting at sector @var{first}
  3744. and continuing up to and including @var{last}.
  3745. Providing a @var{last} sector of @option{last}
  3746. specifies "to the end of the flash bank".
  3747. The @var{num} parameter is a value shown by @command{flash banks}.
  3748. @end deffn
  3749. @anchor{Flash Driver List}
  3750. @section Flash Driver List
  3751. As noted above, the @command{flash bank} command requires a driver name,
  3752. and allows driver-specific options and behaviors.
  3753. Some drivers also activate driver-specific commands.
  3754. @subsection External Flash
  3755. @deffn {Flash Driver} cfi
  3756. @cindex Common Flash Interface
  3757. @cindex CFI
  3758. The ``Common Flash Interface'' (CFI) is the main standard for
  3759. external NOR flash chips, each of which connects to a
  3760. specific external chip select on the CPU.
  3761. Frequently the first such chip is used to boot the system.
  3762. Your board's @code{reset-init} handler might need to
  3763. configure additional chip selects using other commands (like: @command{mww} to
  3764. configure a bus and its timings), or
  3765. perhaps configure a GPIO pin that controls the ``write protect'' pin
  3766. on the flash chip.
  3767. The CFI driver can use a target-specific working area to significantly
  3768. speed up operation.
  3769. The CFI driver can accept the following optional parameters, in any order:
  3770. @itemize
  3771. @item @var{jedec_probe} ... is used to detect certain non-CFI flash ROMs,
  3772. like AM29LV010 and similar types.
  3773. @item @var{x16_as_x8} ... when a 16-bit flash is hooked up to an 8-bit bus.
  3774. @end itemize
  3775. To configure two adjacent banks of 16 MBytes each, both sixteen bits (two bytes)
  3776. wide on a sixteen bit bus:
  3777. @example
  3778. flash bank $_FLASHNAME cfi 0x00000000 0x01000000 2 2 $_TARGETNAME
  3779. flash bank $_FLASHNAME cfi 0x01000000 0x01000000 2 2 $_TARGETNAME
  3780. @end example
  3781. To configure one bank of 32 MBytes
  3782. built from two sixteen bit (two byte) wide parts wired in parallel
  3783. to create a thirty-two bit (four byte) bus with doubled throughput:
  3784. @example
  3785. flash bank $_FLASHNAME cfi 0x00000000 0x02000000 2 4 $_TARGETNAME
  3786. @end example
  3787. @c "cfi part_id" disabled
  3788. @end deffn
  3789. @deffn {Flash Driver} stmsmi
  3790. @cindex STMicroelectronics Serial Memory Interface
  3791. @cindex SMI
  3792. @cindex stmsmi
  3793. Some devices form STMicroelectronics (e.g. STR75x MCU family,
  3794. SPEAr MPU family) include a proprietary
  3795. ``Serial Memory Interface'' (SMI) controller able to drive external
  3796. SPI flash devices.
  3797. Depending on specific device and board configuration, up to 4 external
  3798. flash devices can be connected.
  3799. SMI makes the flash content directly accessible in the CPU address
  3800. space; each external device is mapped in a memory bank.
  3801. CPU can directly read data, execute code and boot from SMI banks.
  3802. Normal OpenOCD commands like @command{mdw} can be used to display
  3803. the flash content.
  3804. The setup command only requires the @var{base} parameter in order
  3805. to identify the memory bank.
  3806. All other parameters are ignored. Additional information, like
  3807. flash size, are detected automatically.
  3808. @example
  3809. flash bank $_FLASHNAME stmsmi 0xf8000000 0 0 0 $_TARGETNAME
  3810. @end example
  3811. @end deffn
  3812. @subsection Internal Flash (Microcontrollers)
  3813. @deffn {Flash Driver} aduc702x
  3814. The ADUC702x analog microcontrollers from Analog Devices
  3815. include internal flash and use ARM7TDMI cores.
  3816. The aduc702x flash driver works with models ADUC7019 through ADUC7028.
  3817. The setup command only requires the @var{target} argument
  3818. since all devices in this family have the same memory layout.
  3819. @example
  3820. flash bank $_FLASHNAME aduc702x 0 0 0 0 $_TARGETNAME
  3821. @end example
  3822. @end deffn
  3823. @deffn {Flash Driver} at91sam3
  3824. @cindex at91sam3
  3825. All members of the AT91SAM3 microcontroller family from
  3826. Atmel include internal flash and use ARM's Cortex-M3 core. The driver
  3827. currently (6/22/09) recognizes the AT91SAM3U[1/2/4][C/E] chips. Note
  3828. that the driver was orginaly developed and tested using the
  3829. AT91SAM3U4E, using a SAM3U-EK eval board. Support for other chips in
  3830. the family was cribbed from the data sheet. @emph{Note to future
  3831. readers/updaters: Please remove this worrysome comment after other
  3832. chips are confirmed.}
  3833. The AT91SAM3U4[E/C] (256K) chips have two flash banks; most other chips
  3834. have one flash bank. In all cases the flash banks are at
  3835. the following fixed locations:
  3836. @example
  3837. # Flash bank 0 - all chips
  3838. flash bank $_FLASHNAME at91sam3 0x00080000 0 1 1 $_TARGETNAME
  3839. # Flash bank 1 - only 256K chips
  3840. flash bank $_FLASHNAME at91sam3 0x00100000 0 1 1 $_TARGETNAME
  3841. @end example
  3842. Internally, the AT91SAM3 flash memory is organized as follows.
  3843. Unlike the AT91SAM7 chips, these are not used as parameters
  3844. to the @command{flash bank} command:
  3845. @itemize
  3846. @item @emph{N-Banks:} 256K chips have 2 banks, others have 1 bank.
  3847. @item @emph{Bank Size:} 128K/64K Per flash bank
  3848. @item @emph{Sectors:} 16 or 8 per bank
  3849. @item @emph{SectorSize:} 8K Per Sector
  3850. @item @emph{PageSize:} 256 bytes per page. Note that OpenOCD operates on 'sector' sizes, not page sizes.
  3851. @end itemize
  3852. The AT91SAM3 driver adds some additional commands:
  3853. @deffn Command {at91sam3 gpnvm}
  3854. @deffnx Command {at91sam3 gpnvm clear} number
  3855. @deffnx Command {at91sam3 gpnvm set} number
  3856. @deffnx Command {at91sam3 gpnvm show} [@option{all}|number]
  3857. With no parameters, @command{show} or @command{show all},
  3858. shows the status of all GPNVM bits.
  3859. With @command{show} @var{number}, displays that bit.
  3860. With @command{set} @var{number} or @command{clear} @var{number},
  3861. modifies that GPNVM bit.
  3862. @end deffn
  3863. @deffn Command {at91sam3 info}
  3864. This command attempts to display information about the AT91SAM3
  3865. chip. @emph{First} it read the @code{CHIPID_CIDR} [address 0x400e0740, see
  3866. Section 28.2.1, page 505 of the AT91SAM3U 29/may/2009 datasheet,
  3867. document id: doc6430A] and decodes the values. @emph{Second} it reads the
  3868. various clock configuration registers and attempts to display how it
  3869. believes the chip is configured. By default, the SLOWCLK is assumed to
  3870. be 32768 Hz, see the command @command{at91sam3 slowclk}.
  3871. @end deffn
  3872. @deffn Command {at91sam3 slowclk} [value]
  3873. This command shows/sets the slow clock frequency used in the
  3874. @command{at91sam3 info} command calculations above.
  3875. @end deffn
  3876. @end deffn
  3877. @deffn {Flash Driver} at91sam7
  3878. All members of the AT91SAM7 microcontroller family from Atmel include
  3879. internal flash and use ARM7TDMI cores. The driver automatically
  3880. recognizes a number of these chips using the chip identification
  3881. register, and autoconfigures itself.
  3882. @example
  3883. flash bank $_FLASHNAME at91sam7 0 0 0 0 $_TARGETNAME
  3884. @end example
  3885. For chips which are not recognized by the controller driver, you must
  3886. provide additional parameters in the following order:
  3887. @itemize
  3888. @item @var{chip_model} ... label used with @command{flash info}
  3889. @item @var{banks}
  3890. @item @var{sectors_per_bank}
  3891. @item @var{pages_per_sector}
  3892. @item @var{pages_size}
  3893. @item @var{num_nvm_bits}
  3894. @item @var{freq_khz} ... required if an external clock is provided,
  3895. optional (but recommended) when the oscillator frequency is known
  3896. @end itemize
  3897. It is recommended that you provide zeroes for all of those values
  3898. except the clock frequency, so that everything except that frequency
  3899. will be autoconfigured.
  3900. Knowing the frequency helps ensure correct timings for flash access.
  3901. The flash controller handles erases automatically on a page (128/256 byte)
  3902. basis, so explicit erase commands are not necessary for flash programming.
  3903. However, there is an ``EraseAll`` command that can erase an entire flash
  3904. plane (of up to 256KB), and it will be used automatically when you issue
  3905. @command{flash erase_sector} or @command{flash erase_address} commands.
  3906. @deffn Command {at91sam7 gpnvm} bitnum (@option{set}|@option{clear})
  3907. Set or clear a ``General Purpose Non-Volatile Memory'' (GPNVM)
  3908. bit for the processor. Each processor has a number of such bits,
  3909. used for controlling features such as brownout detection (so they
  3910. are not truly general purpose).
  3911. @quotation Note
  3912. This assumes that the first flash bank (number 0) is associated with
  3913. the appropriate at91sam7 target.
  3914. @end quotation
  3915. @end deffn
  3916. @end deffn
  3917. @deffn {Flash Driver} avr
  3918. The AVR 8-bit microcontrollers from Atmel integrate flash memory.
  3919. @emph{The current implementation is incomplete.}
  3920. @comment - defines mass_erase ... pointless given flash_erase_address
  3921. @end deffn
  3922. @deffn {Flash Driver} ecosflash
  3923. @emph{No idea what this is...}
  3924. The @var{ecosflash} driver defines one mandatory parameter,
  3925. the name of a modules of target code which is downloaded
  3926. and executed.
  3927. @end deffn
  3928. @deffn {Flash Driver} lpc2000
  3929. Most members of the LPC1700 and LPC2000 microcontroller families from NXP
  3930. include internal flash and use Cortex-M3 (LPC1700) or ARM7TDMI (LPC2000) cores.
  3931. @quotation Note
  3932. There are LPC2000 devices which are not supported by the @var{lpc2000}
  3933. driver:
  3934. The LPC2888 is supported by the @var{lpc288x} driver.
  3935. The LPC29xx family is supported by the @var{lpc2900} driver.
  3936. @end quotation
  3937. The @var{lpc2000} driver defines two mandatory and one optional parameters,
  3938. which must appear in the following order:
  3939. @itemize
  3940. @item @var{variant} ... required, may be
  3941. @option{lpc2000_v1} (older LPC21xx and LPC22xx)
  3942. @option{lpc2000_v2} (LPC213x, LPC214x, LPC210[123], LPC23xx and LPC24xx)
  3943. or @option{lpc1700} (LPC175x and LPC176x)
  3944. @item @var{clock_kHz} ... the frequency, in kiloHertz,
  3945. at which the core is running
  3946. @item @option{calc_checksum} ... optional (but you probably want to provide this!),
  3947. telling the driver to calculate a valid checksum for the exception vector table.
  3948. @quotation Note
  3949. If you don't provide @option{calc_checksum} when you're writing the vector
  3950. table, the boot ROM will almost certainly ignore your flash image.
  3951. However, if you do provide it,
  3952. with most tool chains @command{verify_image} will fail.
  3953. @end quotation
  3954. @end itemize
  3955. LPC flashes don't require the chip and bus width to be specified.
  3956. @example
  3957. flash bank $_FLASHNAME lpc2000 0x0 0x7d000 0 0 $_TARGETNAME \
  3958. lpc2000_v2 14765 calc_checksum
  3959. @end example
  3960. @deffn {Command} {lpc2000 part_id} bank
  3961. Displays the four byte part identifier associated with
  3962. the specified flash @var{bank}.
  3963. @end deffn
  3964. @end deffn
  3965. @deffn {Flash Driver} lpc288x
  3966. The LPC2888 microcontroller from NXP needs slightly different flash
  3967. support from its lpc2000 siblings.
  3968. The @var{lpc288x} driver defines one mandatory parameter,
  3969. the programming clock rate in Hz.
  3970. LPC flashes don't require the chip and bus width to be specified.
  3971. @example
  3972. flash bank $_FLASHNAME lpc288x 0 0 0 0 $_TARGETNAME 12000000
  3973. @end example
  3974. @end deffn
  3975. @deffn {Flash Driver} lpc2900
  3976. This driver supports the LPC29xx ARM968E based microcontroller family
  3977. from NXP.
  3978. The predefined parameters @var{base}, @var{size}, @var{chip_width} and
  3979. @var{bus_width} of the @code{flash bank} command are ignored. Flash size and
  3980. sector layout are auto-configured by the driver.
  3981. The driver has one additional mandatory parameter: The CPU clock rate
  3982. (in kHz) at the time the flash operations will take place. Most of the time this
  3983. will not be the crystal frequency, but a higher PLL frequency. The
  3984. @code{reset-init} event handler in the board script is usually the place where
  3985. you start the PLL.
  3986. The driver rejects flashless devices (currently the LPC2930).
  3987. The EEPROM in LPC2900 devices is not mapped directly into the address space.
  3988. It must be handled much more like NAND flash memory, and will therefore be
  3989. handled by a separate @code{lpc2900_eeprom} driver (not yet available).
  3990. Sector protection in terms of the LPC2900 is handled transparently. Every time a
  3991. sector needs to be erased or programmed, it is automatically unprotected.
  3992. What is shown as protection status in the @code{flash info} command, is
  3993. actually the LPC2900 @emph{sector security}. This is a mechanism to prevent a
  3994. sector from ever being erased or programmed again. As this is an irreversible
  3995. mechanism, it is handled by a special command (@code{lpc2900 secure_sector}),
  3996. and not by the standard @code{flash protect} command.
  3997. Example for a 125 MHz clock frequency:
  3998. @example
  3999. flash bank $_FLASHNAME lpc2900 0 0 0 0 $_TARGETNAME 125000
  4000. @end example
  4001. Some @code{lpc2900}-specific commands are defined. In the following command list,
  4002. the @var{bank} parameter is the bank number as obtained by the
  4003. @code{flash banks} command.
  4004. @deffn Command {lpc2900 signature} bank
  4005. Calculates a 128-bit hash value, the @emph{signature}, from the whole flash
  4006. content. This is a hardware feature of the flash block, hence the calculation is
  4007. very fast. You may use this to verify the content of a programmed device against
  4008. a known signature.
  4009. Example:
  4010. @example
  4011. lpc2900 signature 0
  4012. signature: 0x5f40cdc8:0xc64e592e:0x10490f89:0x32a0f317
  4013. @end example
  4014. @end deffn
  4015. @deffn Command {lpc2900 read_custom} bank filename
  4016. Reads the 912 bytes of customer information from the flash index sector, and
  4017. saves it to a file in binary format.
  4018. Example:
  4019. @example
  4020. lpc2900 read_custom 0 /path_to/customer_info.bin
  4021. @end example
  4022. @end deffn
  4023. The index sector of the flash is a @emph{write-only} sector. It cannot be
  4024. erased! In order to guard against unintentional write access, all following
  4025. commands need to be preceeded by a successful call to the @code{password}
  4026. command:
  4027. @deffn Command {lpc2900 password} bank password
  4028. You need to use this command right before each of the following commands:
  4029. @code{lpc2900 write_custom}, @code{lpc2900 secure_sector},
  4030. @code{lpc2900 secure_jtag}.
  4031. The password string is fixed to "I_know_what_I_am_doing".
  4032. Example:
  4033. @example
  4034. lpc2900 password 0 I_know_what_I_am_doing
  4035. Potentially dangerous operation allowed in next command!
  4036. @end example
  4037. @end deffn
  4038. @deffn Command {lpc2900 write_custom} bank filename type
  4039. Writes the content of the file into the customer info space of the flash index
  4040. sector. The filetype can be specified with the @var{type} field. Possible values
  4041. for @var{type} are: @var{bin} (binary), @var{ihex} (Intel hex format),
  4042. @var{elf} (ELF binary) or @var{s19} (Motorola S-records). The file must
  4043. contain a single section, and the contained data length must be exactly
  4044. 912 bytes.
  4045. @quotation Attention
  4046. This cannot be reverted! Be careful!
  4047. @end quotation
  4048. Example:
  4049. @example
  4050. lpc2900 write_custom 0 /path_to/customer_info.bin bin
  4051. @end example
  4052. @end deffn
  4053. @deffn Command {lpc2900 secure_sector} bank first last
  4054. Secures the sector range from @var{first} to @var{last} (including) against
  4055. further program and erase operations. The sector security will be effective
  4056. after the next power cycle.
  4057. @quotation Attention
  4058. This cannot be reverted! Be careful!
  4059. @end quotation
  4060. Secured sectors appear as @emph{protected} in the @code{flash info} command.
  4061. Example:
  4062. @example
  4063. lpc2900 secure_sector 0 1 1
  4064. flash info 0
  4065. #0 : lpc2900 at 0x20000000, size 0x000c0000, (...)
  4066. # 0: 0x00000000 (0x2000 8kB) not protected
  4067. # 1: 0x00002000 (0x2000 8kB) protected
  4068. # 2: 0x00004000 (0x2000 8kB) not protected
  4069. @end example
  4070. @end deffn
  4071. @deffn Command {lpc2900 secure_jtag} bank
  4072. Irreversibly disable the JTAG port. The new JTAG security setting will be
  4073. effective after the next power cycle.
  4074. @quotation Attention
  4075. This cannot be reverted! Be careful!
  4076. @end quotation
  4077. Examples:
  4078. @example
  4079. lpc2900 secure_jtag 0
  4080. @end example
  4081. @end deffn
  4082. @end deffn
  4083. @deffn {Flash Driver} ocl
  4084. @emph{No idea what this is, other than using some arm7/arm9 core.}
  4085. @example
  4086. flash bank $_FLASHNAME ocl 0 0 0 0 $_TARGETNAME
  4087. @end example
  4088. @end deffn
  4089. @deffn {Flash Driver} pic32mx
  4090. The PIC32MX microcontrollers are based on the MIPS 4K cores,
  4091. and integrate flash memory.
  4092. @example
  4093. flash bank $_FLASHNAME pix32mx 0x1fc00000 0 0 0 $_TARGETNAME
  4094. flash bank $_FLASHNAME pix32mx 0x1d000000 0 0 0 $_TARGETNAME
  4095. @end example
  4096. @comment numerous *disabled* commands are defined:
  4097. @comment - chip_erase ... pointless given flash_erase_address
  4098. @comment - lock, unlock ... pointless given protect on/off (yes?)
  4099. @comment - pgm_word ... shouldn't bank be deduced from address??
  4100. Some pic32mx-specific commands are defined:
  4101. @deffn Command {pic32mx pgm_word} address value bank
  4102. Programs the specified 32-bit @var{value} at the given @var{address}
  4103. in the specified chip @var{bank}.
  4104. @end deffn
  4105. @deffn Command {pic32mx unlock} bank
  4106. Unlock and erase specified chip @var{bank}.
  4107. This will remove any Code Protection.
  4108. @end deffn
  4109. @end deffn
  4110. @deffn {Flash Driver} stellaris
  4111. All members of the Stellaris LM3Sxxx microcontroller family from
  4112. Texas Instruments
  4113. include internal flash and use ARM Cortex M3 cores.
  4114. The driver automatically recognizes a number of these chips using
  4115. the chip identification register, and autoconfigures itself.
  4116. @footnote{Currently there is a @command{stellaris mass_erase} command.
  4117. That seems pointless since the same effect can be had using the
  4118. standard @command{flash erase_address} command.}
  4119. @example
  4120. flash bank $_FLASHNAME stellaris 0 0 0 0 $_TARGETNAME
  4121. @end example
  4122. @end deffn
  4123. @deffn Command {stellaris recover bank_id}
  4124. Performs the @emph{Recovering a "Locked" Device} procedure to
  4125. restore the flash specified by @var{bank_id} and its associated
  4126. nonvolatile registers to their factory default values (erased).
  4127. This is the only way to remove flash protection or re-enable
  4128. debugging if that capability has been disabled.
  4129. Note that the final "power cycle the chip" step in this procedure
  4130. must be performed by hand, since OpenOCD can't do it.
  4131. @quotation Warning
  4132. if more than one Stellaris chip is connected, the procedure is
  4133. applied to all of them.
  4134. @end quotation
  4135. @end deffn
  4136. @deffn {Flash Driver} stm32f1x
  4137. All members of the STM32f1x microcontroller family from ST Microelectronics
  4138. include internal flash and use ARM Cortex M3 cores.
  4139. The driver automatically recognizes a number of these chips using
  4140. the chip identification register, and autoconfigures itself.
  4141. @example
  4142. flash bank $_FLASHNAME stm32f1x 0 0 0 0 $_TARGETNAME
  4143. @end example
  4144. Some stm32f1x-specific commands
  4145. @footnote{Currently there is a @command{stm32f1x mass_erase} command.
  4146. That seems pointless since the same effect can be had using the
  4147. standard @command{flash erase_address} command.}
  4148. are defined:
  4149. @deffn Command {stm32f1x lock} num
  4150. Locks the entire stm32 device.
  4151. The @var{num} parameter is a value shown by @command{flash banks}.
  4152. @end deffn
  4153. @deffn Command {stm32f1x unlock} num
  4154. Unlocks the entire stm32 device.
  4155. The @var{num} parameter is a value shown by @command{flash banks}.
  4156. @end deffn
  4157. @deffn Command {stm32f1x options_read} num
  4158. Read and display the stm32 option bytes written by
  4159. the @command{stm32f1x options_write} command.
  4160. The @var{num} parameter is a value shown by @command{flash banks}.
  4161. @end deffn
  4162. @deffn Command {stm32f1x options_write} num (@option{SWWDG}|@option{HWWDG}) (@option{RSTSTNDBY}|@option{NORSTSTNDBY}) (@option{RSTSTOP}|@option{NORSTSTOP})
  4163. Writes the stm32 option byte with the specified values.
  4164. The @var{num} parameter is a value shown by @command{flash banks}.
  4165. @end deffn
  4166. @end deffn
  4167. @deffn {Flash Driver} stm32f2x
  4168. All members of the STM32f2x microcontroller family from ST Microelectronics
  4169. include internal flash and use ARM Cortex M3 cores.
  4170. The driver automatically recognizes a number of these chips using
  4171. the chip identification register, and autoconfigures itself.
  4172. @end deffn
  4173. @deffn {Flash Driver} str7x
  4174. All members of the STR7 microcontroller family from ST Microelectronics
  4175. include internal flash and use ARM7TDMI cores.
  4176. The @var{str7x} driver defines one mandatory parameter, @var{variant},
  4177. which is either @code{STR71x}, @code{STR73x} or @code{STR75x}.
  4178. @example
  4179. flash bank $_FLASHNAME str7x 0x40000000 0x00040000 0 0 $_TARGETNAME STR71x
  4180. @end example
  4181. @deffn Command {str7x disable_jtag} bank
  4182. Activate the Debug/Readout protection mechanism
  4183. for the specified flash bank.
  4184. @end deffn
  4185. @end deffn
  4186. @deffn {Flash Driver} str9x
  4187. Most members of the STR9 microcontroller family from ST Microelectronics
  4188. include internal flash and use ARM966E cores.
  4189. The str9 needs the flash controller to be configured using
  4190. the @command{str9x flash_config} command prior to Flash programming.
  4191. @example
  4192. flash bank $_FLASHNAME str9x 0x40000000 0x00040000 0 0 $_TARGETNAME
  4193. str9x flash_config 0 4 2 0 0x80000
  4194. @end example
  4195. @deffn Command {str9x flash_config} num bbsr nbbsr bbadr nbbadr
  4196. Configures the str9 flash controller.
  4197. The @var{num} parameter is a value shown by @command{flash banks}.
  4198. @itemize @bullet
  4199. @item @var{bbsr} - Boot Bank Size register
  4200. @item @var{nbbsr} - Non Boot Bank Size register
  4201. @item @var{bbadr} - Boot Bank Start Address register
  4202. @item @var{nbbadr} - Boot Bank Start Address register
  4203. @end itemize
  4204. @end deffn
  4205. @end deffn
  4206. @deffn {Flash Driver} tms470
  4207. Most members of the TMS470 microcontroller family from Texas Instruments
  4208. include internal flash and use ARM7TDMI cores.
  4209. This driver doesn't require the chip and bus width to be specified.
  4210. Some tms470-specific commands are defined:
  4211. @deffn Command {tms470 flash_keyset} key0 key1 key2 key3
  4212. Saves programming keys in a register, to enable flash erase and write commands.
  4213. @end deffn
  4214. @deffn Command {tms470 osc_mhz} clock_mhz
  4215. Reports the clock speed, which is used to calculate timings.
  4216. @end deffn
  4217. @deffn Command {tms470 plldis} (0|1)
  4218. Disables (@var{1}) or enables (@var{0}) use of the PLL to speed up
  4219. the flash clock.
  4220. @end deffn
  4221. @end deffn
  4222. @deffn {Flash Driver} virtual
  4223. This is a special driver that maps a previously defined bank to another
  4224. address. All bank settings will be copied from the master physical bank.
  4225. The @var{virtual} driver defines one mandatory parameters,
  4226. @itemize
  4227. @item @var{master_bank} The bank that this virtual address refers to.
  4228. @end itemize
  4229. So in the following example addresses 0xbfc00000 and 0x9fc00000 refer to
  4230. the flash bank defined at address 0x1fc00000. Any cmds executed on
  4231. the virtual banks are actually performed on the physical banks.
  4232. @example
  4233. flash bank $_FLASHNAME pic32mx 0x1fc00000 0 0 0 $_TARGETNAME
  4234. flash bank vbank0 virtual 0xbfc00000 0 0 0 $_TARGETNAME $_FLASHNAME
  4235. flash bank vbank1 virtual 0x9fc00000 0 0 0 $_TARGETNAME $_FLASHNAME
  4236. @end example
  4237. @end deffn
  4238. @deffn {Flash Driver} fm3
  4239. All members of the FM3 microcontroller family from Fujitsu
  4240. include internal flash and use ARM Cortex M3 cores.
  4241. The @var{fm3} driver uses the @var{target} parameter to select the
  4242. correct bank config, it can currently be one of the following:
  4243. @code{mb9bfxx1.cpu}, @code{mb9bfxx2.cpu}, @code{mb9bfxx3.cpu},
  4244. @code{mb9bfxx4.cpu}, @code{mb9bfxx5.cpu} or @code{mb9bfxx6.cpu}.
  4245. @example
  4246. flash bank $_FLASHNAME fm3 0 0 0 0 $_TARGETNAME
  4247. @end example
  4248. @end deffn
  4249. @subsection str9xpec driver
  4250. @cindex str9xpec
  4251. Here is some background info to help
  4252. you better understand how this driver works. OpenOCD has two flash drivers for
  4253. the str9:
  4254. @enumerate
  4255. @item
  4256. Standard driver @option{str9x} programmed via the str9 core. Normally used for
  4257. flash programming as it is faster than the @option{str9xpec} driver.
  4258. @item
  4259. Direct programming @option{str9xpec} using the flash controller. This is an
  4260. ISC compilant (IEEE 1532) tap connected in series with the str9 core. The str9
  4261. core does not need to be running to program using this flash driver. Typical use
  4262. for this driver is locking/unlocking the target and programming the option bytes.
  4263. @end enumerate
  4264. Before we run any commands using the @option{str9xpec} driver we must first disable
  4265. the str9 core. This example assumes the @option{str9xpec} driver has been
  4266. configured for flash bank 0.
  4267. @example
  4268. # assert srst, we do not want core running
  4269. # while accessing str9xpec flash driver
  4270. jtag_reset 0 1
  4271. # turn off target polling
  4272. poll off
  4273. # disable str9 core
  4274. str9xpec enable_turbo 0
  4275. # read option bytes
  4276. str9xpec options_read 0
  4277. # re-enable str9 core
  4278. str9xpec disable_turbo 0
  4279. poll on
  4280. reset halt
  4281. @end example
  4282. The above example will read the str9 option bytes.
  4283. When performing a unlock remember that you will not be able to halt the str9 - it
  4284. has been locked. Halting the core is not required for the @option{str9xpec} driver
  4285. as mentioned above, just issue the commands above manually or from a telnet prompt.
  4286. @deffn {Flash Driver} str9xpec
  4287. Only use this driver for locking/unlocking the device or configuring the option bytes.
  4288. Use the standard str9 driver for programming.
  4289. Before using the flash commands the turbo mode must be enabled using the
  4290. @command{str9xpec enable_turbo} command.
  4291. Several str9xpec-specific commands are defined:
  4292. @deffn Command {str9xpec disable_turbo} num
  4293. Restore the str9 into JTAG chain.
  4294. @end deffn
  4295. @deffn Command {str9xpec enable_turbo} num
  4296. Enable turbo mode, will simply remove the str9 from the chain and talk
  4297. directly to the embedded flash controller.
  4298. @end deffn
  4299. @deffn Command {str9xpec lock} num
  4300. Lock str9 device. The str9 will only respond to an unlock command that will
  4301. erase the device.
  4302. @end deffn
  4303. @deffn Command {str9xpec part_id} num
  4304. Prints the part identifier for bank @var{num}.
  4305. @end deffn
  4306. @deffn Command {str9xpec options_cmap} num (@option{bank0}|@option{bank1})
  4307. Configure str9 boot bank.
  4308. @end deffn
  4309. @deffn Command {str9xpec options_lvdsel} num (@option{vdd}|@option{vdd_vddq})
  4310. Configure str9 lvd source.
  4311. @end deffn
  4312. @deffn Command {str9xpec options_lvdthd} num (@option{2.4v}|@option{2.7v})
  4313. Configure str9 lvd threshold.
  4314. @end deffn
  4315. @deffn Command {str9xpec options_lvdwarn} bank (@option{vdd}|@option{vdd_vddq})
  4316. Configure str9 lvd reset warning source.
  4317. @end deffn
  4318. @deffn Command {str9xpec options_read} num
  4319. Read str9 option bytes.
  4320. @end deffn
  4321. @deffn Command {str9xpec options_write} num
  4322. Write str9 option bytes.
  4323. @end deffn
  4324. @deffn Command {str9xpec unlock} num
  4325. unlock str9 device.
  4326. @end deffn
  4327. @end deffn
  4328. @section mFlash
  4329. @subsection mFlash Configuration
  4330. @cindex mFlash Configuration
  4331. @deffn {Config Command} {mflash bank} soc base RST_pin target
  4332. Configures a mflash for @var{soc} host bank at
  4333. address @var{base}.
  4334. The pin number format depends on the host GPIO naming convention.
  4335. Currently, the mflash driver supports s3c2440 and pxa270.
  4336. Example for s3c2440 mflash where @var{RST pin} is GPIO B1:
  4337. @example
  4338. mflash bank $_FLASHNAME s3c2440 0x10000000 1b 0
  4339. @end example
  4340. Example for pxa270 mflash where @var{RST pin} is GPIO 43:
  4341. @example
  4342. mflash bank $_FLASHNAME pxa270 0x08000000 43 0
  4343. @end example
  4344. @end deffn
  4345. @subsection mFlash commands
  4346. @cindex mFlash commands
  4347. @deffn Command {mflash config pll} frequency
  4348. Configure mflash PLL.
  4349. The @var{frequency} is the mflash input frequency, in Hz.
  4350. Issuing this command will erase mflash's whole internal nand and write new pll.
  4351. After this command, mflash needs power-on-reset for normal operation.
  4352. If pll was newly configured, storage and boot(optional) info also need to be update.
  4353. @end deffn
  4354. @deffn Command {mflash config boot}
  4355. Configure bootable option.
  4356. If bootable option is set, mflash offer the first 8 sectors
  4357. (4kB) for boot.
  4358. @end deffn
  4359. @deffn Command {mflash config storage}
  4360. Configure storage information.
  4361. For the normal storage operation, this information must be
  4362. written.
  4363. @end deffn
  4364. @deffn Command {mflash dump} num filename offset size
  4365. Dump @var{size} bytes, starting at @var{offset} bytes from the
  4366. beginning of the bank @var{num}, to the file named @var{filename}.
  4367. @end deffn
  4368. @deffn Command {mflash probe}
  4369. Probe mflash.
  4370. @end deffn
  4371. @deffn Command {mflash write} num filename offset
  4372. Write the binary file @var{filename} to mflash bank @var{num}, starting at
  4373. @var{offset} bytes from the beginning of the bank.
  4374. @end deffn
  4375. @node NAND Flash Commands
  4376. @chapter NAND Flash Commands
  4377. @cindex NAND
  4378. Compared to NOR or SPI flash, NAND devices are inexpensive
  4379. and high density. Today's NAND chips, and multi-chip modules,
  4380. commonly hold multiple GigaBytes of data.
  4381. NAND chips consist of a number of ``erase blocks'' of a given
  4382. size (such as 128 KBytes), each of which is divided into a
  4383. number of pages (of perhaps 512 or 2048 bytes each). Each
  4384. page of a NAND flash has an ``out of band'' (OOB) area to hold
  4385. Error Correcting Code (ECC) and other metadata, usually 16 bytes
  4386. of OOB for every 512 bytes of page data.
  4387. One key characteristic of NAND flash is that its error rate
  4388. is higher than that of NOR flash. In normal operation, that
  4389. ECC is used to correct and detect errors. However, NAND
  4390. blocks can also wear out and become unusable; those blocks
  4391. are then marked "bad". NAND chips are even shipped from the
  4392. manufacturer with a few bad blocks. The highest density chips
  4393. use a technology (MLC) that wears out more quickly, so ECC
  4394. support is increasingly important as a way to detect blocks
  4395. that have begun to fail, and help to preserve data integrity
  4396. with techniques such as wear leveling.
  4397. Software is used to manage the ECC. Some controllers don't
  4398. support ECC directly; in those cases, software ECC is used.
  4399. Other controllers speed up the ECC calculations with hardware.
  4400. Single-bit error correction hardware is routine. Controllers
  4401. geared for newer MLC chips may correct 4 or more errors for
  4402. every 512 bytes of data.
  4403. You will need to make sure that any data you write using
  4404. OpenOCD includes the apppropriate kind of ECC. For example,
  4405. that may mean passing the @code{oob_softecc} flag when
  4406. writing NAND data, or ensuring that the correct hardware
  4407. ECC mode is used.
  4408. The basic steps for using NAND devices include:
  4409. @enumerate
  4410. @item Declare via the command @command{nand device}
  4411. @* Do this in a board-specific configuration file,
  4412. passing parameters as needed by the controller.
  4413. @item Configure each device using @command{nand probe}.
  4414. @* Do this only after the associated target is set up,
  4415. such as in its reset-init script or in procures defined
  4416. to access that device.
  4417. @item Operate on the flash via @command{nand subcommand}
  4418. @* Often commands to manipulate the flash are typed by a human, or run
  4419. via a script in some automated way. Common task include writing a
  4420. boot loader, operating system, or other data needed to initialize or
  4421. de-brick a board.
  4422. @end enumerate
  4423. @b{NOTE:} At the time this text was written, the largest NAND
  4424. flash fully supported by OpenOCD is 2 GiBytes (16 GiBits).
  4425. This is because the variables used to hold offsets and lengths
  4426. are only 32 bits wide.
  4427. (Larger chips may work in some cases, unless an offset or length
  4428. is larger than 0xffffffff, the largest 32-bit unsigned integer.)
  4429. Some larger devices will work, since they are actually multi-chip
  4430. modules with two smaller chips and individual chipselect lines.
  4431. @anchor{NAND Configuration}
  4432. @section NAND Configuration Commands
  4433. @cindex NAND configuration
  4434. NAND chips must be declared in configuration scripts,
  4435. plus some additional configuration that's done after
  4436. OpenOCD has initialized.
  4437. @deffn {Config Command} {nand device} name driver target [configparams...]
  4438. Declares a NAND device, which can be read and written to
  4439. after it has been configured through @command{nand probe}.
  4440. In OpenOCD, devices are single chips; this is unlike some
  4441. operating systems, which may manage multiple chips as if
  4442. they were a single (larger) device.
  4443. In some cases, configuring a device will activate extra
  4444. commands; see the controller-specific documentation.
  4445. @b{NOTE:} This command is not available after OpenOCD
  4446. initialization has completed. Use it in board specific
  4447. configuration files, not interactively.
  4448. @itemize @bullet
  4449. @item @var{name} ... may be used to reference the NAND bank
  4450. in most other NAND commands. A number is also available.
  4451. @item @var{driver} ... identifies the NAND controller driver
  4452. associated with the NAND device being declared.
  4453. @xref{NAND Driver List}.
  4454. @item @var{target} ... names the target used when issuing
  4455. commands to the NAND controller.
  4456. @comment Actually, it's currently a controller-specific parameter...
  4457. @item @var{configparams} ... controllers may support, or require,
  4458. additional parameters. See the controller-specific documentation
  4459. for more information.
  4460. @end itemize
  4461. @end deffn
  4462. @deffn Command {nand list}
  4463. Prints a summary of each device declared
  4464. using @command{nand device}, numbered from zero.
  4465. Note that un-probed devices show no details.
  4466. @example
  4467. > nand list
  4468. #0: NAND 1GiB 3,3V 8-bit (Micron) pagesize: 2048, buswidth: 8,
  4469. blocksize: 131072, blocks: 8192
  4470. #1: NAND 1GiB 3,3V 8-bit (Micron) pagesize: 2048, buswidth: 8,
  4471. blocksize: 131072, blocks: 8192
  4472. >
  4473. @end example
  4474. @end deffn
  4475. @deffn Command {nand probe} num
  4476. Probes the specified device to determine key characteristics
  4477. like its page and block sizes, and how many blocks it has.
  4478. The @var{num} parameter is the value shown by @command{nand list}.
  4479. You must (successfully) probe a device before you can use
  4480. it with most other NAND commands.
  4481. @end deffn
  4482. @section Erasing, Reading, Writing to NAND Flash
  4483. @deffn Command {nand dump} num filename offset length [oob_option]
  4484. @cindex NAND reading
  4485. Reads binary data from the NAND device and writes it to the file,
  4486. starting at the specified offset.
  4487. The @var{num} parameter is the value shown by @command{nand list}.
  4488. Use a complete path name for @var{filename}, so you don't depend
  4489. on the directory used to start the OpenOCD server.
  4490. The @var{offset} and @var{length} must be exact multiples of the
  4491. device's page size. They describe a data region; the OOB data
  4492. associated with each such page may also be accessed.
  4493. @b{NOTE:} At the time this text was written, no error correction
  4494. was done on the data that's read, unless raw access was disabled
  4495. and the underlying NAND controller driver had a @code{read_page}
  4496. method which handled that error correction.
  4497. By default, only page data is saved to the specified file.
  4498. Use an @var{oob_option} parameter to save OOB data:
  4499. @itemize @bullet
  4500. @item no oob_* parameter
  4501. @*Output file holds only page data; OOB is discarded.
  4502. @item @code{oob_raw}
  4503. @*Output file interleaves page data and OOB data;
  4504. the file will be longer than "length" by the size of the
  4505. spare areas associated with each data page.
  4506. Note that this kind of "raw" access is different from
  4507. what's implied by @command{nand raw_access}, which just
  4508. controls whether a hardware-aware access method is used.
  4509. @item @code{oob_only}
  4510. @*Output file has only raw OOB data, and will
  4511. be smaller than "length" since it will contain only the
  4512. spare areas associated with each data page.
  4513. @end itemize
  4514. @end deffn
  4515. @deffn Command {nand erase} num [offset length]
  4516. @cindex NAND erasing
  4517. @cindex NAND programming
  4518. Erases blocks on the specified NAND device, starting at the
  4519. specified @var{offset} and continuing for @var{length} bytes.
  4520. Both of those values must be exact multiples of the device's
  4521. block size, and the region they specify must fit entirely in the chip.
  4522. If those parameters are not specified,
  4523. the whole NAND chip will be erased.
  4524. The @var{num} parameter is the value shown by @command{nand list}.
  4525. @b{NOTE:} This command will try to erase bad blocks, when told
  4526. to do so, which will probably invalidate the manufacturer's bad
  4527. block marker.
  4528. For the remainder of the current server session, @command{nand info}
  4529. will still report that the block ``is'' bad.
  4530. @end deffn
  4531. @deffn Command {nand write} num filename offset [option...]
  4532. @cindex NAND writing
  4533. @cindex NAND programming
  4534. Writes binary data from the file into the specified NAND device,
  4535. starting at the specified offset. Those pages should already
  4536. have been erased; you can't change zero bits to one bits.
  4537. The @var{num} parameter is the value shown by @command{nand list}.
  4538. Use a complete path name for @var{filename}, so you don't depend
  4539. on the directory used to start the OpenOCD server.
  4540. The @var{offset} must be an exact multiple of the device's page size.
  4541. All data in the file will be written, assuming it doesn't run
  4542. past the end of the device.
  4543. Only full pages are written, and any extra space in the last
  4544. page will be filled with 0xff bytes. (That includes OOB data,
  4545. if that's being written.)
  4546. @b{NOTE:} At the time this text was written, bad blocks are
  4547. ignored. That is, this routine will not skip bad blocks,
  4548. but will instead try to write them. This can cause problems.
  4549. Provide at most one @var{option} parameter. With some
  4550. NAND drivers, the meanings of these parameters may change
  4551. if @command{nand raw_access} was used to disable hardware ECC.
  4552. @itemize @bullet
  4553. @item no oob_* parameter
  4554. @*File has only page data, which is written.
  4555. If raw acccess is in use, the OOB area will not be written.
  4556. Otherwise, if the underlying NAND controller driver has
  4557. a @code{write_page} routine, that routine may write the OOB
  4558. with hardware-computed ECC data.
  4559. @item @code{oob_only}
  4560. @*File has only raw OOB data, which is written to the OOB area.
  4561. Each page's data area stays untouched. @i{This can be a dangerous
  4562. option}, since it can invalidate the ECC data.
  4563. You may need to force raw access to use this mode.
  4564. @item @code{oob_raw}
  4565. @*File interleaves data and OOB data, both of which are written
  4566. If raw access is enabled, the data is written first, then the
  4567. un-altered OOB.
  4568. Otherwise, if the underlying NAND controller driver has
  4569. a @code{write_page} routine, that routine may modify the OOB
  4570. before it's written, to include hardware-computed ECC data.
  4571. @item @code{oob_softecc}
  4572. @*File has only page data, which is written.
  4573. The OOB area is filled with 0xff, except for a standard 1-bit
  4574. software ECC code stored in conventional locations.
  4575. You might need to force raw access to use this mode, to prevent
  4576. the underlying driver from applying hardware ECC.
  4577. @item @code{oob_softecc_kw}
  4578. @*File has only page data, which is written.
  4579. The OOB area is filled with 0xff, except for a 4-bit software ECC
  4580. specific to the boot ROM in Marvell Kirkwood SoCs.
  4581. You might need to force raw access to use this mode, to prevent
  4582. the underlying driver from applying hardware ECC.
  4583. @end itemize
  4584. @end deffn
  4585. @deffn Command {nand verify} num filename offset [option...]
  4586. @cindex NAND verification
  4587. @cindex NAND programming
  4588. Verify the binary data in the file has been programmed to the
  4589. specified NAND device, starting at the specified offset.
  4590. The @var{num} parameter is the value shown by @command{nand list}.
  4591. Use a complete path name for @var{filename}, so you don't depend
  4592. on the directory used to start the OpenOCD server.
  4593. The @var{offset} must be an exact multiple of the device's page size.
  4594. All data in the file will be read and compared to the contents of the
  4595. flash, assuming it doesn't run past the end of the device.
  4596. As with @command{nand write}, only full pages are verified, so any extra
  4597. space in the last page will be filled with 0xff bytes.
  4598. The same @var{options} accepted by @command{nand write},
  4599. and the file will be processed similarly to produce the buffers that
  4600. can be compared against the contents produced from @command{nand dump}.
  4601. @b{NOTE:} This will not work when the underlying NAND controller
  4602. driver's @code{write_page} routine must update the OOB with a
  4603. hardward-computed ECC before the data is written. This limitation may
  4604. be removed in a future release.
  4605. @end deffn
  4606. @section Other NAND commands
  4607. @cindex NAND other commands
  4608. @deffn Command {nand check_bad_blocks} num [offset length]
  4609. Checks for manufacturer bad block markers on the specified NAND
  4610. device. If no parameters are provided, checks the whole
  4611. device; otherwise, starts at the specified @var{offset} and
  4612. continues for @var{length} bytes.
  4613. Both of those values must be exact multiples of the device's
  4614. block size, and the region they specify must fit entirely in the chip.
  4615. The @var{num} parameter is the value shown by @command{nand list}.
  4616. @b{NOTE:} Before using this command you should force raw access
  4617. with @command{nand raw_access enable} to ensure that the underlying
  4618. driver will not try to apply hardware ECC.
  4619. @end deffn
  4620. @deffn Command {nand info} num
  4621. The @var{num} parameter is the value shown by @command{nand list}.
  4622. This prints the one-line summary from "nand list", plus for
  4623. devices which have been probed this also prints any known
  4624. status for each block.
  4625. @end deffn
  4626. @deffn Command {nand raw_access} num (@option{enable}|@option{disable})
  4627. Sets or clears an flag affecting how page I/O is done.
  4628. The @var{num} parameter is the value shown by @command{nand list}.
  4629. This flag is cleared (disabled) by default, but changing that
  4630. value won't affect all NAND devices. The key factor is whether
  4631. the underlying driver provides @code{read_page} or @code{write_page}
  4632. methods. If it doesn't provide those methods, the setting of
  4633. this flag is irrelevant; all access is effectively ``raw''.
  4634. When those methods exist, they are normally used when reading
  4635. data (@command{nand dump} or reading bad block markers) or
  4636. writing it (@command{nand write}). However, enabling
  4637. raw access (setting the flag) prevents use of those methods,
  4638. bypassing hardware ECC logic.
  4639. @i{This can be a dangerous option}, since writing blocks
  4640. with the wrong ECC data can cause them to be marked as bad.
  4641. @end deffn
  4642. @anchor{NAND Driver List}
  4643. @section NAND Driver List
  4644. As noted above, the @command{nand device} command allows
  4645. driver-specific options and behaviors.
  4646. Some controllers also activate controller-specific commands.
  4647. @deffn {NAND Driver} at91sam9
  4648. This driver handles the NAND controllers found on AT91SAM9 family chips from
  4649. Atmel. It takes two extra parameters: address of the NAND chip;
  4650. address of the ECC controller.
  4651. @example
  4652. nand device $NANDFLASH at91sam9 $CHIPNAME 0x40000000 0xfffffe800
  4653. @end example
  4654. AT91SAM9 chips support single-bit ECC hardware. The @code{write_page} and
  4655. @code{read_page} methods are used to utilize the ECC hardware unless they are
  4656. disabled by using the @command{nand raw_access} command. There are four
  4657. additional commands that are needed to fully configure the AT91SAM9 NAND
  4658. controller. Two are optional; most boards use the same wiring for ALE/CLE:
  4659. @deffn Command {at91sam9 cle} num addr_line
  4660. Configure the address line used for latching commands. The @var{num}
  4661. parameter is the value shown by @command{nand list}.
  4662. @end deffn
  4663. @deffn Command {at91sam9 ale} num addr_line
  4664. Configure the address line used for latching addresses. The @var{num}
  4665. parameter is the value shown by @command{nand list}.
  4666. @end deffn
  4667. For the next two commands, it is assumed that the pins have already been
  4668. properly configured for input or output.
  4669. @deffn Command {at91sam9 rdy_busy} num pio_base_addr pin
  4670. Configure the RDY/nBUSY input from the NAND device. The @var{num}
  4671. parameter is the value shown by @command{nand list}. @var{pio_base_addr}
  4672. is the base address of the PIO controller and @var{pin} is the pin number.
  4673. @end deffn
  4674. @deffn Command {at91sam9 ce} num pio_base_addr pin
  4675. Configure the chip enable input to the NAND device. The @var{num}
  4676. parameter is the value shown by @command{nand list}. @var{pio_base_addr}
  4677. is the base address of the PIO controller and @var{pin} is the pin number.
  4678. @end deffn
  4679. @end deffn
  4680. @deffn {NAND Driver} davinci
  4681. This driver handles the NAND controllers found on DaVinci family
  4682. chips from Texas Instruments.
  4683. It takes three extra parameters:
  4684. address of the NAND chip;
  4685. hardware ECC mode to use (@option{hwecc1},
  4686. @option{hwecc4}, @option{hwecc4_infix});
  4687. address of the AEMIF controller on this processor.
  4688. @example
  4689. nand device davinci dm355.arm 0x02000000 hwecc4 0x01e10000
  4690. @end example
  4691. All DaVinci processors support the single-bit ECC hardware,
  4692. and newer ones also support the four-bit ECC hardware.
  4693. The @code{write_page} and @code{read_page} methods are used
  4694. to implement those ECC modes, unless they are disabled using
  4695. the @command{nand raw_access} command.
  4696. @end deffn
  4697. @deffn {NAND Driver} lpc3180
  4698. These controllers require an extra @command{nand device}
  4699. parameter: the clock rate used by the controller.
  4700. @deffn Command {lpc3180 select} num [mlc|slc]
  4701. Configures use of the MLC or SLC controller mode.
  4702. MLC implies use of hardware ECC.
  4703. The @var{num} parameter is the value shown by @command{nand list}.
  4704. @end deffn
  4705. At this writing, this driver includes @code{write_page}
  4706. and @code{read_page} methods. Using @command{nand raw_access}
  4707. to disable those methods will prevent use of hardware ECC
  4708. in the MLC controller mode, but won't change SLC behavior.
  4709. @end deffn
  4710. @comment current lpc3180 code won't issue 5-byte address cycles
  4711. @deffn {NAND Driver} mx3
  4712. This driver handles the NAND controller in i.MX31. The mxc driver
  4713. should work for this chip aswell.
  4714. @end deffn
  4715. @deffn {NAND Driver} mxc
  4716. This driver handles the NAND controller found in Freescale i.MX
  4717. chips. It has support for v1 (i.MX27 and i.MX31) and v2 (i.MX35).
  4718. The driver takes 3 extra arguments, chip (@option{mx27},
  4719. @option{mx31}, @option{mx35}), ecc (@option{noecc}, @option{hwecc})
  4720. and optionally if bad block information should be swapped between
  4721. main area and spare area (@option{biswap}), defaults to off.
  4722. @example
  4723. nand device mx35.nand mxc imx35.cpu mx35 hwecc biswap
  4724. @end example
  4725. @deffn Command {mxc biswap} bank_num [enable|disable]
  4726. Turns on/off bad block information swaping from main area,
  4727. without parameter query status.
  4728. @end deffn
  4729. @end deffn
  4730. @deffn {NAND Driver} orion
  4731. These controllers require an extra @command{nand device}
  4732. parameter: the address of the controller.
  4733. @example
  4734. nand device orion 0xd8000000
  4735. @end example
  4736. These controllers don't define any specialized commands.
  4737. At this writing, their drivers don't include @code{write_page}
  4738. or @code{read_page} methods, so @command{nand raw_access} won't
  4739. change any behavior.
  4740. @end deffn
  4741. @deffn {NAND Driver} s3c2410
  4742. @deffnx {NAND Driver} s3c2412
  4743. @deffnx {NAND Driver} s3c2440
  4744. @deffnx {NAND Driver} s3c2443
  4745. @deffnx {NAND Driver} s3c6400
  4746. These S3C family controllers don't have any special
  4747. @command{nand device} options, and don't define any
  4748. specialized commands.
  4749. At this writing, their drivers don't include @code{write_page}
  4750. or @code{read_page} methods, so @command{nand raw_access} won't
  4751. change any behavior.
  4752. @end deffn
  4753. @node PLD/FPGA Commands
  4754. @chapter PLD/FPGA Commands
  4755. @cindex PLD
  4756. @cindex FPGA
  4757. Programmable Logic Devices (PLDs) and the more flexible
  4758. Field Programmable Gate Arrays (FPGAs) are both types of programmable hardware.
  4759. OpenOCD can support programming them.
  4760. Although PLDs are generally restrictive (cells are less functional, and
  4761. there are no special purpose cells for memory or computational tasks),
  4762. they share the same OpenOCD infrastructure.
  4763. Accordingly, both are called PLDs here.
  4764. @section PLD/FPGA Configuration and Commands
  4765. As it does for JTAG TAPs, debug targets, and flash chips (both NOR and NAND),
  4766. OpenOCD maintains a list of PLDs available for use in various commands.
  4767. Also, each such PLD requires a driver.
  4768. They are referenced by the number shown by the @command{pld devices} command,
  4769. and new PLDs are defined by @command{pld device driver_name}.
  4770. @deffn {Config Command} {pld device} driver_name tap_name [driver_options]
  4771. Defines a new PLD device, supported by driver @var{driver_name},
  4772. using the TAP named @var{tap_name}.
  4773. The driver may make use of any @var{driver_options} to configure its
  4774. behavior.
  4775. @end deffn
  4776. @deffn {Command} {pld devices}
  4777. Lists the PLDs and their numbers.
  4778. @end deffn
  4779. @deffn {Command} {pld load} num filename
  4780. Loads the file @file{filename} into the PLD identified by @var{num}.
  4781. The file format must be inferred by the driver.
  4782. @end deffn
  4783. @section PLD/FPGA Drivers, Options, and Commands
  4784. Drivers may support PLD-specific options to the @command{pld device}
  4785. definition command, and may also define commands usable only with
  4786. that particular type of PLD.
  4787. @deffn {FPGA Driver} virtex2
  4788. Virtex-II is a family of FPGAs sold by Xilinx.
  4789. It supports the IEEE 1532 standard for In-System Configuration (ISC).
  4790. No driver-specific PLD definition options are used,
  4791. and one driver-specific command is defined.
  4792. @deffn {Command} {virtex2 read_stat} num
  4793. Reads and displays the Virtex-II status register (STAT)
  4794. for FPGA @var{num}.
  4795. @end deffn
  4796. @end deffn
  4797. @node General Commands
  4798. @chapter General Commands
  4799. @cindex commands
  4800. The commands documented in this chapter here are common commands that
  4801. you, as a human, may want to type and see the output of. Configuration type
  4802. commands are documented elsewhere.
  4803. Intent:
  4804. @itemize @bullet
  4805. @item @b{Source Of Commands}
  4806. @* OpenOCD commands can occur in a configuration script (discussed
  4807. elsewhere) or typed manually by a human or supplied programatically,
  4808. or via one of several TCP/IP Ports.
  4809. @item @b{From the human}
  4810. @* A human should interact with the telnet interface (default port: 4444)
  4811. or via GDB (default port 3333).
  4812. To issue commands from within a GDB session, use the @option{monitor}
  4813. command, e.g. use @option{monitor poll} to issue the @option{poll}
  4814. command. All output is relayed through the GDB session.
  4815. @item @b{Machine Interface}
  4816. The Tcl interface's intent is to be a machine interface. The default Tcl
  4817. port is 5555.
  4818. @end itemize
  4819. @section Daemon Commands
  4820. @deffn {Command} exit
  4821. Exits the current telnet session.
  4822. @end deffn
  4823. @deffn {Command} help [string]
  4824. With no parameters, prints help text for all commands.
  4825. Otherwise, prints each helptext containing @var{string}.
  4826. Not every command provides helptext.
  4827. Configuration commands, and commands valid at any time, are
  4828. explicitly noted in parenthesis.
  4829. In most cases, no such restriction is listed; this indicates commands
  4830. which are only available after the configuration stage has completed.
  4831. @end deffn
  4832. @deffn Command sleep msec [@option{busy}]
  4833. Wait for at least @var{msec} milliseconds before resuming.
  4834. If @option{busy} is passed, busy-wait instead of sleeping.
  4835. (This option is strongly discouraged.)
  4836. Useful in connection with script files
  4837. (@command{script} command and @command{target_name} configuration).
  4838. @end deffn
  4839. @deffn Command shutdown
  4840. Close the OpenOCD daemon, disconnecting all clients (GDB, telnet, other).
  4841. @end deffn
  4842. @anchor{debug_level}
  4843. @deffn Command debug_level [n]
  4844. @cindex message level
  4845. Display debug level.
  4846. If @var{n} (from 0..3) is provided, then set it to that level.
  4847. This affects the kind of messages sent to the server log.
  4848. Level 0 is error messages only;
  4849. level 1 adds warnings;
  4850. level 2 adds informational messages;
  4851. and level 3 adds debugging messages.
  4852. The default is level 2, but that can be overridden on
  4853. the command line along with the location of that log
  4854. file (which is normally the server's standard output).
  4855. @xref{Running}.
  4856. @end deffn
  4857. @deffn Command echo [-n] message
  4858. Logs a message at "user" priority.
  4859. Output @var{message} to stdout.
  4860. Option "-n" suppresses trailing newline.
  4861. @example
  4862. echo "Downloading kernel -- please wait"
  4863. @end example
  4864. @end deffn
  4865. @deffn Command log_output [filename]
  4866. Redirect logging to @var{filename};
  4867. the initial log output channel is stderr.
  4868. @end deffn
  4869. @deffn Command add_script_search_dir [directory]
  4870. Add @var{directory} to the file/script search path.
  4871. @end deffn
  4872. @anchor{Target State handling}
  4873. @section Target State handling
  4874. @cindex reset
  4875. @cindex halt
  4876. @cindex target initialization
  4877. In this section ``target'' refers to a CPU configured as
  4878. shown earlier (@pxref{CPU Configuration}).
  4879. These commands, like many, implicitly refer to
  4880. a current target which is used to perform the
  4881. various operations. The current target may be changed
  4882. by using @command{targets} command with the name of the
  4883. target which should become current.
  4884. @deffn Command reg [(number|name) [value]]
  4885. Access a single register by @var{number} or by its @var{name}.
  4886. The target must generally be halted before access to CPU core
  4887. registers is allowed. Depending on the hardware, some other
  4888. registers may be accessible while the target is running.
  4889. @emph{With no arguments}:
  4890. list all available registers for the current target,
  4891. showing number, name, size, value, and cache status.
  4892. For valid entries, a value is shown; valid entries
  4893. which are also dirty (and will be written back later)
  4894. are flagged as such.
  4895. @emph{With number/name}: display that register's value.
  4896. @emph{With both number/name and value}: set register's value.
  4897. Writes may be held in a writeback cache internal to OpenOCD,
  4898. so that setting the value marks the register as dirty instead
  4899. of immediately flushing that value. Resuming CPU execution
  4900. (including by single stepping) or otherwise activating the
  4901. relevant module will flush such values.
  4902. Cores may have surprisingly many registers in their
  4903. Debug and trace infrastructure:
  4904. @example
  4905. > reg
  4906. ===== ARM registers
  4907. (0) r0 (/32): 0x0000D3C2 (dirty)
  4908. (1) r1 (/32): 0xFD61F31C
  4909. (2) r2 (/32)
  4910. ...
  4911. (164) ETM_contextid_comparator_mask (/32)
  4912. >
  4913. @end example
  4914. @end deffn
  4915. @deffn Command halt [ms]
  4916. @deffnx Command wait_halt [ms]
  4917. The @command{halt} command first sends a halt request to the target,
  4918. which @command{wait_halt} doesn't.
  4919. Otherwise these behave the same: wait up to @var{ms} milliseconds,
  4920. or 5 seconds if there is no parameter, for the target to halt
  4921. (and enter debug mode).
  4922. Using 0 as the @var{ms} parameter prevents OpenOCD from waiting.
  4923. @quotation Warning
  4924. On ARM cores, software using the @emph{wait for interrupt} operation
  4925. often blocks the JTAG access needed by a @command{halt} command.
  4926. This is because that operation also puts the core into a low
  4927. power mode by gating the core clock;
  4928. but the core clock is needed to detect JTAG clock transitions.
  4929. One partial workaround uses adaptive clocking: when the core is
  4930. interrupted the operation completes, then JTAG clocks are accepted
  4931. at least until the interrupt handler completes.
  4932. However, this workaround is often unusable since the processor, board,
  4933. and JTAG adapter must all support adaptive JTAG clocking.
  4934. Also, it can't work until an interrupt is issued.
  4935. A more complete workaround is to not use that operation while you
  4936. work with a JTAG debugger.
  4937. Tasking environments generaly have idle loops where the body is the
  4938. @emph{wait for interrupt} operation.
  4939. (On older cores, it is a coprocessor action;
  4940. newer cores have a @option{wfi} instruction.)
  4941. Such loops can just remove that operation, at the cost of higher
  4942. power consumption (because the CPU is needlessly clocked).
  4943. @end quotation
  4944. @end deffn
  4945. @deffn Command resume [address]
  4946. Resume the target at its current code position,
  4947. or the optional @var{address} if it is provided.
  4948. OpenOCD will wait 5 seconds for the target to resume.
  4949. @end deffn
  4950. @deffn Command step [address]
  4951. Single-step the target at its current code position,
  4952. or the optional @var{address} if it is provided.
  4953. @end deffn
  4954. @anchor{Reset Command}
  4955. @deffn Command reset
  4956. @deffnx Command {reset run}
  4957. @deffnx Command {reset halt}
  4958. @deffnx Command {reset init}
  4959. Perform as hard a reset as possible, using SRST if possible.
  4960. @emph{All defined targets will be reset, and target
  4961. events will fire during the reset sequence.}
  4962. The optional parameter specifies what should
  4963. happen after the reset.
  4964. If there is no parameter, a @command{reset run} is executed.
  4965. The other options will not work on all systems.
  4966. @xref{Reset Configuration}.
  4967. @itemize @minus
  4968. @item @b{run} Let the target run
  4969. @item @b{halt} Immediately halt the target
  4970. @item @b{init} Immediately halt the target, and execute the reset-init script
  4971. @end itemize
  4972. @end deffn
  4973. @deffn Command soft_reset_halt
  4974. Requesting target halt and executing a soft reset. This is often used
  4975. when a target cannot be reset and halted. The target, after reset is
  4976. released begins to execute code. OpenOCD attempts to stop the CPU and
  4977. then sets the program counter back to the reset vector. Unfortunately
  4978. the code that was executed may have left the hardware in an unknown
  4979. state.
  4980. @end deffn
  4981. @section I/O Utilities
  4982. These commands are available when
  4983. OpenOCD is built with @option{--enable-ioutil}.
  4984. They are mainly useful on embedded targets,
  4985. notably the ZY1000.
  4986. Hosts with operating systems have complementary tools.
  4987. @emph{Note:} there are several more such commands.
  4988. @deffn Command append_file filename [string]*
  4989. Appends the @var{string} parameters to
  4990. the text file @file{filename}.
  4991. Each string except the last one is followed by one space.
  4992. The last string is followed by a newline.
  4993. @end deffn
  4994. @deffn Command cat filename
  4995. Reads and displays the text file @file{filename}.
  4996. @end deffn
  4997. @deffn Command cp src_filename dest_filename
  4998. Copies contents from the file @file{src_filename}
  4999. into @file{dest_filename}.
  5000. @end deffn
  5001. @deffn Command ip
  5002. @emph{No description provided.}
  5003. @end deffn
  5004. @deffn Command ls
  5005. @emph{No description provided.}
  5006. @end deffn
  5007. @deffn Command mac
  5008. @emph{No description provided.}
  5009. @end deffn
  5010. @deffn Command meminfo
  5011. Display available RAM memory on OpenOCD host.
  5012. Used in OpenOCD regression testing scripts.
  5013. @end deffn
  5014. @deffn Command peek
  5015. @emph{No description provided.}
  5016. @end deffn
  5017. @deffn Command poke
  5018. @emph{No description provided.}
  5019. @end deffn
  5020. @deffn Command rm filename
  5021. @c "rm" has both normal and Jim-level versions??
  5022. Unlinks the file @file{filename}.
  5023. @end deffn
  5024. @deffn Command trunc filename
  5025. Removes all data in the file @file{filename}.
  5026. @end deffn
  5027. @anchor{Memory access}
  5028. @section Memory access commands
  5029. @cindex memory access
  5030. These commands allow accesses of a specific size to the memory
  5031. system. Often these are used to configure the current target in some
  5032. special way. For example - one may need to write certain values to the
  5033. SDRAM controller to enable SDRAM.
  5034. @enumerate
  5035. @item Use the @command{targets} (plural) command
  5036. to change the current target.
  5037. @item In system level scripts these commands are deprecated.
  5038. Please use their TARGET object siblings to avoid making assumptions
  5039. about what TAP is the current target, or about MMU configuration.
  5040. @end enumerate
  5041. @deffn Command mdw [phys] addr [count]
  5042. @deffnx Command mdh [phys] addr [count]
  5043. @deffnx Command mdb [phys] addr [count]
  5044. Display contents of address @var{addr}, as
  5045. 32-bit words (@command{mdw}), 16-bit halfwords (@command{mdh}),
  5046. or 8-bit bytes (@command{mdb}).
  5047. When the current target has an MMU which is present and active,
  5048. @var{addr} is interpreted as a virtual address.
  5049. Otherwise, or if the optional @var{phys} flag is specified,
  5050. @var{addr} is interpreted as a physical address.
  5051. If @var{count} is specified, displays that many units.
  5052. (If you want to manipulate the data instead of displaying it,
  5053. see the @code{mem2array} primitives.)
  5054. @end deffn
  5055. @deffn Command mww [phys] addr word
  5056. @deffnx Command mwh [phys] addr halfword
  5057. @deffnx Command mwb [phys] addr byte
  5058. Writes the specified @var{word} (32 bits),
  5059. @var{halfword} (16 bits), or @var{byte} (8-bit) value,
  5060. at the specified address @var{addr}.
  5061. When the current target has an MMU which is present and active,
  5062. @var{addr} is interpreted as a virtual address.
  5063. Otherwise, or if the optional @var{phys} flag is specified,
  5064. @var{addr} is interpreted as a physical address.
  5065. @end deffn
  5066. @anchor{Image access}
  5067. @section Image loading commands
  5068. @cindex image loading
  5069. @cindex image dumping
  5070. @anchor{dump_image}
  5071. @deffn Command {dump_image} filename address size
  5072. Dump @var{size} bytes of target memory starting at @var{address} to the
  5073. binary file named @var{filename}.
  5074. @end deffn
  5075. @deffn Command {fast_load}
  5076. Loads an image stored in memory by @command{fast_load_image} to the
  5077. current target. Must be preceeded by fast_load_image.
  5078. @end deffn
  5079. @deffn Command {fast_load_image} filename address [@option{bin}|@option{ihex}|@option{elf}|@option{s19}]
  5080. Normally you should be using @command{load_image} or GDB load. However, for
  5081. testing purposes or when I/O overhead is significant(OpenOCD running on an embedded
  5082. host), storing the image in memory and uploading the image to the target
  5083. can be a way to upload e.g. multiple debug sessions when the binary does not change.
  5084. Arguments are the same as @command{load_image}, but the image is stored in OpenOCD host
  5085. memory, i.e. does not affect target. This approach is also useful when profiling
  5086. target programming performance as I/O and target programming can easily be profiled
  5087. separately.
  5088. @end deffn
  5089. @anchor{load_image}
  5090. @deffn Command {load_image} filename address [[@option{bin}|@option{ihex}|@option{elf}|@option{s19}] @option{min_addr} @option{max_length}]
  5091. Load image from file @var{filename} to target memory offset by @var{address} from its load address.
  5092. The file format may optionally be specified
  5093. (@option{bin}, @option{ihex}, @option{elf}, or @option{s19}).
  5094. In addition the following arguments may be specifed:
  5095. @var{min_addr} - ignore data below @var{min_addr} (this is w.r.t. to the target's load address + @var{address})
  5096. @var{max_length} - maximum number of bytes to load.
  5097. @example
  5098. proc load_image_bin @{fname foffset address length @} @{
  5099. # Load data from fname filename at foffset offset to
  5100. # target at address. Load at most length bytes.
  5101. load_image $fname [expr $address - $foffset] bin $address $length
  5102. @}
  5103. @end example
  5104. @end deffn
  5105. @deffn Command {test_image} filename [address [@option{bin}|@option{ihex}|@option{elf}]]
  5106. Displays image section sizes and addresses
  5107. as if @var{filename} were loaded into target memory
  5108. starting at @var{address} (defaults to zero).
  5109. The file format may optionally be specified
  5110. (@option{bin}, @option{ihex}, or @option{elf})
  5111. @end deffn
  5112. @deffn Command {verify_image} filename address [@option{bin}|@option{ihex}|@option{elf}]
  5113. Verify @var{filename} against target memory starting at @var{address}.
  5114. The file format may optionally be specified
  5115. (@option{bin}, @option{ihex}, or @option{elf})
  5116. This will first attempt a comparison using a CRC checksum, if this fails it will try a binary compare.
  5117. @end deffn
  5118. @section Breakpoint and Watchpoint commands
  5119. @cindex breakpoint
  5120. @cindex watchpoint
  5121. CPUs often make debug modules accessible through JTAG, with
  5122. hardware support for a handful of code breakpoints and data
  5123. watchpoints.
  5124. In addition, CPUs almost always support software breakpoints.
  5125. @deffn Command {bp} [address len [@option{hw}]]
  5126. With no parameters, lists all active breakpoints.
  5127. Else sets a breakpoint on code execution starting
  5128. at @var{address} for @var{length} bytes.
  5129. This is a software breakpoint, unless @option{hw} is specified
  5130. in which case it will be a hardware breakpoint.
  5131. (@xref{arm9 vector_catch}, or @pxref{xscale vector_catch},
  5132. for similar mechanisms that do not consume hardware breakpoints.)
  5133. @end deffn
  5134. @deffn Command {rbp} address
  5135. Remove the breakpoint at @var{address}.
  5136. @end deffn
  5137. @deffn Command {rwp} address
  5138. Remove data watchpoint on @var{address}
  5139. @end deffn
  5140. @deffn Command {wp} [address len [(@option{r}|@option{w}|@option{a}) [value [mask]]]]
  5141. With no parameters, lists all active watchpoints.
  5142. Else sets a data watchpoint on data from @var{address} for @var{length} bytes.
  5143. The watch point is an "access" watchpoint unless
  5144. the @option{r} or @option{w} parameter is provided,
  5145. defining it as respectively a read or write watchpoint.
  5146. If a @var{value} is provided, that value is used when determining if
  5147. the watchpoint should trigger. The value may be first be masked
  5148. using @var{mask} to mark ``don't care'' fields.
  5149. @end deffn
  5150. @section Misc Commands
  5151. @cindex profiling
  5152. @deffn Command {profile} seconds filename
  5153. Profiling samples the CPU's program counter as quickly as possible,
  5154. which is useful for non-intrusive stochastic profiling.
  5155. Saves up to 10000 sampines in @file{filename} using ``gmon.out'' format.
  5156. @end deffn
  5157. @deffn Command {version}
  5158. Displays a string identifying the version of this OpenOCD server.
  5159. @end deffn
  5160. @deffn Command {virt2phys} virtual_address
  5161. Requests the current target to map the specified @var{virtual_address}
  5162. to its corresponding physical address, and displays the result.
  5163. @end deffn
  5164. @node Architecture and Core Commands
  5165. @chapter Architecture and Core Commands
  5166. @cindex Architecture Specific Commands
  5167. @cindex Core Specific Commands
  5168. Most CPUs have specialized JTAG operations to support debugging.
  5169. OpenOCD packages most such operations in its standard command framework.
  5170. Some of those operations don't fit well in that framework, so they are
  5171. exposed here as architecture or implementation (core) specific commands.
  5172. @anchor{ARM Hardware Tracing}
  5173. @section ARM Hardware Tracing
  5174. @cindex tracing
  5175. @cindex ETM
  5176. @cindex ETB
  5177. CPUs based on ARM cores may include standard tracing interfaces,
  5178. based on an ``Embedded Trace Module'' (ETM) which sends voluminous
  5179. address and data bus trace records to a ``Trace Port''.
  5180. @itemize
  5181. @item
  5182. Development-oriented boards will sometimes provide a high speed
  5183. trace connector for collecting that data, when the particular CPU
  5184. supports such an interface.
  5185. (The standard connector is a 38-pin Mictor, with both JTAG
  5186. and trace port support.)
  5187. Those trace connectors are supported by higher end JTAG adapters
  5188. and some logic analyzer modules; frequently those modules can
  5189. buffer several megabytes of trace data.
  5190. Configuring an ETM coupled to such an external trace port belongs
  5191. in the board-specific configuration file.
  5192. @item
  5193. If the CPU doesn't provide an external interface, it probably
  5194. has an ``Embedded Trace Buffer'' (ETB) on the chip, which is a
  5195. dedicated SRAM. 4KBytes is one common ETB size.
  5196. Configuring an ETM coupled only to an ETB belongs in the CPU-specific
  5197. (target) configuration file, since it works the same on all boards.
  5198. @end itemize
  5199. ETM support in OpenOCD doesn't seem to be widely used yet.
  5200. @quotation Issues
  5201. ETM support may be buggy, and at least some @command{etm config}
  5202. parameters should be detected by asking the ETM for them.
  5203. ETM trigger events could also implement a kind of complex
  5204. hardware breakpoint, much more powerful than the simple
  5205. watchpoint hardware exported by EmbeddedICE modules.
  5206. @emph{Such breakpoints can be triggered even when using the
  5207. dummy trace port driver}.
  5208. It seems like a GDB hookup should be possible,
  5209. as well as tracing only during specific states
  5210. (perhaps @emph{handling IRQ 23} or @emph{calls foo()}).
  5211. There should be GUI tools to manipulate saved trace data and help
  5212. analyse it in conjunction with the source code.
  5213. It's unclear how much of a common interface is shared
  5214. with the current XScale trace support, or should be
  5215. shared with eventual Nexus-style trace module support.
  5216. At this writing (November 2009) only ARM7, ARM9, and ARM11 support
  5217. for ETM modules is available. The code should be able to
  5218. work with some newer cores; but not all of them support
  5219. this original style of JTAG access.
  5220. @end quotation
  5221. @subsection ETM Configuration
  5222. ETM setup is coupled with the trace port driver configuration.
  5223. @deffn {Config Command} {etm config} target width mode clocking driver
  5224. Declares the ETM associated with @var{target}, and associates it
  5225. with a given trace port @var{driver}. @xref{Trace Port Drivers}.
  5226. Several of the parameters must reflect the trace port capabilities,
  5227. which are a function of silicon capabilties (exposed later
  5228. using @command{etm info}) and of what hardware is connected to
  5229. that port (such as an external pod, or ETB).
  5230. The @var{width} must be either 4, 8, or 16,
  5231. except with ETMv3.0 and newer modules which may also
  5232. support 1, 2, 24, 32, 48, and 64 bit widths.
  5233. (With those versions, @command{etm info} also shows whether
  5234. the selected port width and mode are supported.)
  5235. The @var{mode} must be @option{normal}, @option{multiplexed},
  5236. or @option{demultiplexed}.
  5237. The @var{clocking} must be @option{half} or @option{full}.
  5238. @quotation Warning
  5239. With ETMv3.0 and newer, the bits set with the @var{mode} and
  5240. @var{clocking} parameters both control the mode.
  5241. This modified mode does not map to the values supported by
  5242. previous ETM modules, so this syntax is subject to change.
  5243. @end quotation
  5244. @quotation Note
  5245. You can see the ETM registers using the @command{reg} command.
  5246. Not all possible registers are present in every ETM.
  5247. Most of the registers are write-only, and are used to configure
  5248. what CPU activities are traced.
  5249. @end quotation
  5250. @end deffn
  5251. @deffn Command {etm info}
  5252. Displays information about the current target's ETM.
  5253. This includes resource counts from the @code{ETM_CONFIG} register,
  5254. as well as silicon capabilities (except on rather old modules).
  5255. from the @code{ETM_SYS_CONFIG} register.
  5256. @end deffn
  5257. @deffn Command {etm status}
  5258. Displays status of the current target's ETM and trace port driver:
  5259. is the ETM idle, or is it collecting data?
  5260. Did trace data overflow?
  5261. Was it triggered?
  5262. @end deffn
  5263. @deffn Command {etm tracemode} [type context_id_bits cycle_accurate branch_output]
  5264. Displays what data that ETM will collect.
  5265. If arguments are provided, first configures that data.
  5266. When the configuration changes, tracing is stopped
  5267. and any buffered trace data is invalidated.
  5268. @itemize
  5269. @item @var{type} ... describing how data accesses are traced,
  5270. when they pass any ViewData filtering that that was set up.
  5271. The value is one of
  5272. @option{none} (save nothing),
  5273. @option{data} (save data),
  5274. @option{address} (save addresses),
  5275. @option{all} (save data and addresses)
  5276. @item @var{context_id_bits} ... 0, 8, 16, or 32
  5277. @item @var{cycle_accurate} ... @option{enable} or @option{disable}
  5278. cycle-accurate instruction tracing.
  5279. Before ETMv3, enabling this causes much extra data to be recorded.
  5280. @item @var{branch_output} ... @option{enable} or @option{disable}.
  5281. Disable this unless you need to try reconstructing the instruction
  5282. trace stream without an image of the code.
  5283. @end itemize
  5284. @end deffn
  5285. @deffn Command {etm trigger_debug} (@option{enable}|@option{disable})
  5286. Displays whether ETM triggering debug entry (like a breakpoint) is
  5287. enabled or disabled, after optionally modifying that configuration.
  5288. The default behaviour is @option{disable}.
  5289. Any change takes effect after the next @command{etm start}.
  5290. By using script commands to configure ETM registers, you can make the
  5291. processor enter debug state automatically when certain conditions,
  5292. more complex than supported by the breakpoint hardware, happen.
  5293. @end deffn
  5294. @subsection ETM Trace Operation
  5295. After setting up the ETM, you can use it to collect data.
  5296. That data can be exported to files for later analysis.
  5297. It can also be parsed with OpenOCD, for basic sanity checking.
  5298. To configure what is being traced, you will need to write
  5299. various trace registers using @command{reg ETM_*} commands.
  5300. For the definitions of these registers, read ARM publication
  5301. @emph{IHI 0014, ``Embedded Trace Macrocell, Architecture Specification''}.
  5302. Be aware that most of the relevant registers are write-only,
  5303. and that ETM resources are limited. There are only a handful
  5304. of address comparators, data comparators, counters, and so on.
  5305. Examples of scenarios you might arrange to trace include:
  5306. @itemize
  5307. @item Code flow within a function, @emph{excluding} subroutines
  5308. it calls. Use address range comparators to enable tracing
  5309. for instruction access within that function's body.
  5310. @item Code flow within a function, @emph{including} subroutines
  5311. it calls. Use the sequencer and address comparators to activate
  5312. tracing on an ``entered function'' state, then deactivate it by
  5313. exiting that state when the function's exit code is invoked.
  5314. @item Code flow starting at the fifth invocation of a function,
  5315. combining one of the above models with a counter.
  5316. @item CPU data accesses to the registers for a particular device,
  5317. using address range comparators and the ViewData logic.
  5318. @item Such data accesses only during IRQ handling, combining the above
  5319. model with sequencer triggers which on entry and exit to the IRQ handler.
  5320. @item @emph{... more}
  5321. @end itemize
  5322. At this writing, September 2009, there are no Tcl utility
  5323. procedures to help set up any common tracing scenarios.
  5324. @deffn Command {etm analyze}
  5325. Reads trace data into memory, if it wasn't already present.
  5326. Decodes and prints the data that was collected.
  5327. @end deffn
  5328. @deffn Command {etm dump} filename
  5329. Stores the captured trace data in @file{filename}.
  5330. @end deffn
  5331. @deffn Command {etm image} filename [base_address] [type]
  5332. Opens an image file.
  5333. @end deffn
  5334. @deffn Command {etm load} filename
  5335. Loads captured trace data from @file{filename}.
  5336. @end deffn
  5337. @deffn Command {etm start}
  5338. Starts trace data collection.
  5339. @end deffn
  5340. @deffn Command {etm stop}
  5341. Stops trace data collection.
  5342. @end deffn
  5343. @anchor{Trace Port Drivers}
  5344. @subsection Trace Port Drivers
  5345. To use an ETM trace port it must be associated with a driver.
  5346. @deffn {Trace Port Driver} dummy
  5347. Use the @option{dummy} driver if you are configuring an ETM that's
  5348. not connected to anything (on-chip ETB or off-chip trace connector).
  5349. @emph{This driver lets OpenOCD talk to the ETM, but it does not expose
  5350. any trace data collection.}
  5351. @deffn {Config Command} {etm_dummy config} target
  5352. Associates the ETM for @var{target} with a dummy driver.
  5353. @end deffn
  5354. @end deffn
  5355. @deffn {Trace Port Driver} etb
  5356. Use the @option{etb} driver if you are configuring an ETM
  5357. to use on-chip ETB memory.
  5358. @deffn {Config Command} {etb config} target etb_tap
  5359. Associates the ETM for @var{target} with the ETB at @var{etb_tap}.
  5360. You can see the ETB registers using the @command{reg} command.
  5361. @end deffn
  5362. @deffn Command {etb trigger_percent} [percent]
  5363. This displays, or optionally changes, ETB behavior after the
  5364. ETM's configured @emph{trigger} event fires.
  5365. It controls how much more trace data is saved after the (single)
  5366. trace trigger becomes active.
  5367. @itemize
  5368. @item The default corresponds to @emph{trace around} usage,
  5369. recording 50 percent data before the event and the rest
  5370. afterwards.
  5371. @item The minimum value of @var{percent} is 2 percent,
  5372. recording almost exclusively data before the trigger.
  5373. Such extreme @emph{trace before} usage can help figure out
  5374. what caused that event to happen.
  5375. @item The maximum value of @var{percent} is 100 percent,
  5376. recording data almost exclusively after the event.
  5377. This extreme @emph{trace after} usage might help sort out
  5378. how the event caused trouble.
  5379. @end itemize
  5380. @c REVISIT allow "break" too -- enter debug mode.
  5381. @end deffn
  5382. @end deffn
  5383. @deffn {Trace Port Driver} oocd_trace
  5384. This driver isn't available unless OpenOCD was explicitly configured
  5385. with the @option{--enable-oocd_trace} option. You probably don't want
  5386. to configure it unless you've built the appropriate prototype hardware;
  5387. it's @emph{proof-of-concept} software.
  5388. Use the @option{oocd_trace} driver if you are configuring an ETM that's
  5389. connected to an off-chip trace connector.
  5390. @deffn {Config Command} {oocd_trace config} target tty
  5391. Associates the ETM for @var{target} with a trace driver which
  5392. collects data through the serial port @var{tty}.
  5393. @end deffn
  5394. @deffn Command {oocd_trace resync}
  5395. Re-synchronizes with the capture clock.
  5396. @end deffn
  5397. @deffn Command {oocd_trace status}
  5398. Reports whether the capture clock is locked or not.
  5399. @end deffn
  5400. @end deffn
  5401. @section Generic ARM
  5402. @cindex ARM
  5403. These commands should be available on all ARM processors.
  5404. They are available in addition to other core-specific
  5405. commands that may be available.
  5406. @deffn Command {arm core_state} [@option{arm}|@option{thumb}]
  5407. Displays the core_state, optionally changing it to process
  5408. either @option{arm} or @option{thumb} instructions.
  5409. The target may later be resumed in the currently set core_state.
  5410. (Processors may also support the Jazelle state, but
  5411. that is not currently supported in OpenOCD.)
  5412. @end deffn
  5413. @deffn Command {arm disassemble} address [count [@option{thumb}]]
  5414. @cindex disassemble
  5415. Disassembles @var{count} instructions starting at @var{address}.
  5416. If @var{count} is not specified, a single instruction is disassembled.
  5417. If @option{thumb} is specified, or the low bit of the address is set,
  5418. Thumb2 (mixed 16/32-bit) instructions are used;
  5419. else ARM (32-bit) instructions are used.
  5420. (Processors may also support the Jazelle state, but
  5421. those instructions are not currently understood by OpenOCD.)
  5422. Note that all Thumb instructions are Thumb2 instructions,
  5423. so older processors (without Thumb2 support) will still
  5424. see correct disassembly of Thumb code.
  5425. Also, ThumbEE opcodes are the same as Thumb2,
  5426. with a handful of exceptions.
  5427. ThumbEE disassembly currently has no explicit support.
  5428. @end deffn
  5429. @deffn Command {arm mcr} pX op1 CRn CRm op2 value
  5430. Write @var{value} to a coprocessor @var{pX} register
  5431. passing parameters @var{CRn},
  5432. @var{CRm}, opcodes @var{opc1} and @var{opc2},
  5433. and using the MCR instruction.
  5434. (Parameter sequence matches the ARM instruction, but omits
  5435. an ARM register.)
  5436. @end deffn
  5437. @deffn Command {arm mrc} pX coproc op1 CRn CRm op2
  5438. Read a coprocessor @var{pX} register passing parameters @var{CRn},
  5439. @var{CRm}, opcodes @var{opc1} and @var{opc2},
  5440. and the MRC instruction.
  5441. Returns the result so it can be manipulated by Jim scripts.
  5442. (Parameter sequence matches the ARM instruction, but omits
  5443. an ARM register.)
  5444. @end deffn
  5445. @deffn Command {arm reg}
  5446. Display a table of all banked core registers, fetching the current value from every
  5447. core mode if necessary.
  5448. @end deffn
  5449. @deffn Command {arm semihosting} [@option{enable}|@option{disable}]
  5450. @cindex ARM semihosting
  5451. Display status of semihosting, after optionally changing that status.
  5452. Semihosting allows for code executing on an ARM target to use the
  5453. I/O facilities on the host computer i.e. the system where OpenOCD
  5454. is running. The target application must be linked against a library
  5455. implementing the ARM semihosting convention that forwards operation
  5456. requests by using a special SVC instruction that is trapped at the
  5457. Supervisor Call vector by OpenOCD.
  5458. @end deffn
  5459. @section ARMv4 and ARMv5 Architecture
  5460. @cindex ARMv4
  5461. @cindex ARMv5
  5462. The ARMv4 and ARMv5 architectures are widely used in embedded systems,
  5463. and introduced core parts of the instruction set in use today.
  5464. That includes the Thumb instruction set, introduced in the ARMv4T
  5465. variant.
  5466. @subsection ARM7 and ARM9 specific commands
  5467. @cindex ARM7
  5468. @cindex ARM9
  5469. These commands are specific to ARM7 and ARM9 cores, like ARM7TDMI, ARM720T,
  5470. ARM9TDMI, ARM920T or ARM926EJ-S.
  5471. They are available in addition to the ARM commands,
  5472. and any other core-specific commands that may be available.
  5473. @deffn Command {arm7_9 dbgrq} [@option{enable}|@option{disable}]
  5474. Displays the value of the flag controlling use of the
  5475. the EmbeddedIce DBGRQ signal to force entry into debug mode,
  5476. instead of breakpoints.
  5477. If a boolean parameter is provided, first assigns that flag.
  5478. This should be
  5479. safe for all but ARM7TDMI-S cores (like NXP LPC).
  5480. This feature is enabled by default on most ARM9 cores,
  5481. including ARM9TDMI, ARM920T, and ARM926EJ-S.
  5482. @end deffn
  5483. @deffn Command {arm7_9 dcc_downloads} [@option{enable}|@option{disable}]
  5484. @cindex DCC
  5485. Displays the value of the flag controlling use of the debug communications
  5486. channel (DCC) to write larger (>128 byte) amounts of memory.
  5487. If a boolean parameter is provided, first assigns that flag.
  5488. DCC downloads offer a huge speed increase, but might be
  5489. unsafe, especially with targets running at very low speeds. This command was introduced
  5490. with OpenOCD rev. 60, and requires a few bytes of working area.
  5491. @end deffn
  5492. @anchor{arm7_9 fast_memory_access}
  5493. @deffn Command {arm7_9 fast_memory_access} [@option{enable}|@option{disable}]
  5494. Displays the value of the flag controlling use of memory writes and reads
  5495. that don't check completion of the operation.
  5496. If a boolean parameter is provided, first assigns that flag.
  5497. This provides a huge speed increase, especially with USB JTAG
  5498. cables (FT2232), but might be unsafe if used with targets running at very low
  5499. speeds, like the 32kHz startup clock of an AT91RM9200.
  5500. @end deffn
  5501. @subsection ARM720T specific commands
  5502. @cindex ARM720T
  5503. These commands are available to ARM720T based CPUs,
  5504. which are implementations of the ARMv4T architecture
  5505. based on the ARM7TDMI-S integer core.
  5506. They are available in addition to the ARM and ARM7/ARM9 commands.
  5507. @deffn Command {arm720t cp15} opcode [value]
  5508. @emph{DEPRECATED -- avoid using this.
  5509. Use the @command{arm mrc} or @command{arm mcr} commands instead.}
  5510. Display cp15 register returned by the ARM instruction @var{opcode};
  5511. else if a @var{value} is provided, that value is written to that register.
  5512. The @var{opcode} should be the value of either an MRC or MCR instruction.
  5513. @end deffn
  5514. @subsection ARM9 specific commands
  5515. @cindex ARM9
  5516. ARM9-family cores are built around ARM9TDMI or ARM9E (including ARM9EJS)
  5517. integer processors.
  5518. Such cores include the ARM920T, ARM926EJ-S, and ARM966.
  5519. @c 9-june-2009: tried this on arm920t, it didn't work.
  5520. @c no-params always lists nothing caught, and that's how it acts.
  5521. @c 23-oct-2009: doesn't work _consistently_ ... as if the ICE
  5522. @c versions have different rules about when they commit writes.
  5523. @anchor{arm9 vector_catch}
  5524. @deffn Command {arm9 vector_catch} [@option{all}|@option{none}|list]
  5525. @cindex vector_catch
  5526. Vector Catch hardware provides a sort of dedicated breakpoint
  5527. for hardware events such as reset, interrupt, and abort.
  5528. You can use this to conserve normal breakpoint resources,
  5529. so long as you're not concerned with code that branches directly
  5530. to those hardware vectors.
  5531. This always finishes by listing the current configuration.
  5532. If parameters are provided, it first reconfigures the
  5533. vector catch hardware to intercept
  5534. @option{all} of the hardware vectors,
  5535. @option{none} of them,
  5536. or a list with one or more of the following:
  5537. @option{reset} @option{undef} @option{swi} @option{pabt} @option{dabt}
  5538. @option{irq} @option{fiq}.
  5539. @end deffn
  5540. @subsection ARM920T specific commands
  5541. @cindex ARM920T
  5542. These commands are available to ARM920T based CPUs,
  5543. which are implementations of the ARMv4T architecture
  5544. built using the ARM9TDMI integer core.
  5545. They are available in addition to the ARM, ARM7/ARM9,
  5546. and ARM9 commands.
  5547. @deffn Command {arm920t cache_info}
  5548. Print information about the caches found. This allows to see whether your target
  5549. is an ARM920T (2x16kByte cache) or ARM922T (2x8kByte cache).
  5550. @end deffn
  5551. @deffn Command {arm920t cp15} regnum [value]
  5552. Display cp15 register @var{regnum};
  5553. else if a @var{value} is provided, that value is written to that register.
  5554. This uses "physical access" and the register number is as
  5555. shown in bits 38..33 of table 9-9 in the ARM920T TRM.
  5556. (Not all registers can be written.)
  5557. @end deffn
  5558. @deffn Command {arm920t cp15i} opcode [value [address]]
  5559. @emph{DEPRECATED -- avoid using this.
  5560. Use the @command{arm mrc} or @command{arm mcr} commands instead.}
  5561. Interpreted access using ARM instruction @var{opcode}, which should
  5562. be the value of either an MRC or MCR instruction
  5563. (as shown tables 9-11, 9-12, and 9-13 in the ARM920T TRM).
  5564. If no @var{value} is provided, the result is displayed.
  5565. Else if that value is written using the specified @var{address},
  5566. or using zero if no other address is provided.
  5567. @end deffn
  5568. @deffn Command {arm920t read_cache} filename
  5569. Dump the content of ICache and DCache to a file named @file{filename}.
  5570. @end deffn
  5571. @deffn Command {arm920t read_mmu} filename
  5572. Dump the content of the ITLB and DTLB to a file named @file{filename}.
  5573. @end deffn
  5574. @subsection ARM926ej-s specific commands
  5575. @cindex ARM926ej-s
  5576. These commands are available to ARM926ej-s based CPUs,
  5577. which are implementations of the ARMv5TEJ architecture
  5578. based on the ARM9EJ-S integer core.
  5579. They are available in addition to the ARM, ARM7/ARM9,
  5580. and ARM9 commands.
  5581. The Feroceon cores also support these commands, although
  5582. they are not built from ARM926ej-s designs.
  5583. @deffn Command {arm926ejs cache_info}
  5584. Print information about the caches found.
  5585. @end deffn
  5586. @subsection ARM966E specific commands
  5587. @cindex ARM966E
  5588. These commands are available to ARM966 based CPUs,
  5589. which are implementations of the ARMv5TE architecture.
  5590. They are available in addition to the ARM, ARM7/ARM9,
  5591. and ARM9 commands.
  5592. @deffn Command {arm966e cp15} regnum [value]
  5593. Display cp15 register @var{regnum};
  5594. else if a @var{value} is provided, that value is written to that register.
  5595. The six bit @var{regnum} values are bits 37..32 from table 7-2 of the
  5596. ARM966E-S TRM.
  5597. There is no current control over bits 31..30 from that table,
  5598. as required for BIST support.
  5599. @end deffn
  5600. @subsection XScale specific commands
  5601. @cindex XScale
  5602. Some notes about the debug implementation on the XScale CPUs:
  5603. The XScale CPU provides a special debug-only mini-instruction cache
  5604. (mini-IC) in which exception vectors and target-resident debug handler
  5605. code are placed by OpenOCD. In order to get access to the CPU, OpenOCD
  5606. must point vector 0 (the reset vector) to the entry of the debug
  5607. handler. However, this means that the complete first cacheline in the
  5608. mini-IC is marked valid, which makes the CPU fetch all exception
  5609. handlers from the mini-IC, ignoring the code in RAM.
  5610. To address this situation, OpenOCD provides the @code{xscale
  5611. vector_table} command, which allows the user to explicity write
  5612. individual entries to either the high or low vector table stored in
  5613. the mini-IC.
  5614. It is recommended to place a pc-relative indirect branch in the vector
  5615. table, and put the branch destination somewhere in memory. Doing so
  5616. makes sure the code in the vector table stays constant regardless of
  5617. code layout in memory:
  5618. @example
  5619. _vectors:
  5620. ldr pc,[pc,#0x100-8]
  5621. ldr pc,[pc,#0x100-8]
  5622. ldr pc,[pc,#0x100-8]
  5623. ldr pc,[pc,#0x100-8]
  5624. ldr pc,[pc,#0x100-8]
  5625. ldr pc,[pc,#0x100-8]
  5626. ldr pc,[pc,#0x100-8]
  5627. ldr pc,[pc,#0x100-8]
  5628. .org 0x100
  5629. .long real_reset_vector
  5630. .long real_ui_handler
  5631. .long real_swi_handler
  5632. .long real_pf_abort
  5633. .long real_data_abort
  5634. .long 0 /* unused */
  5635. .long real_irq_handler
  5636. .long real_fiq_handler
  5637. @end example
  5638. Alternatively, you may choose to keep some or all of the mini-IC
  5639. vector table entries synced with those written to memory by your
  5640. system software. The mini-IC can not be modified while the processor
  5641. is executing, but for each vector table entry not previously defined
  5642. using the @code{xscale vector_table} command, OpenOCD will copy the
  5643. value from memory to the mini-IC every time execution resumes from a
  5644. halt. This is done for both high and low vector tables (although the
  5645. table not in use may not be mapped to valid memory, and in this case
  5646. that copy operation will silently fail). This means that you will
  5647. need to briefly halt execution at some strategic point during system
  5648. start-up; e.g., after the software has initialized the vector table,
  5649. but before exceptions are enabled. A breakpoint can be used to
  5650. accomplish this once the appropriate location in the start-up code has
  5651. been identified. A watchpoint over the vector table region is helpful
  5652. in finding the location if you're not sure. Note that the same
  5653. situation exists any time the vector table is modified by the system
  5654. software.
  5655. The debug handler must be placed somewhere in the address space using
  5656. the @code{xscale debug_handler} command. The allowed locations for the
  5657. debug handler are either (0x800 - 0x1fef800) or (0xfe000800 -
  5658. 0xfffff800). The default value is 0xfe000800.
  5659. XScale has resources to support two hardware breakpoints and two
  5660. watchpoints. However, the following restrictions on watchpoint
  5661. functionality apply: (1) the value and mask arguments to the @code{wp}
  5662. command are not supported, (2) the watchpoint length must be a
  5663. power of two and not less than four, and can not be greater than the
  5664. watchpoint address, and (3) a watchpoint with a length greater than
  5665. four consumes all the watchpoint hardware resources. This means that
  5666. at any one time, you can have enabled either two watchpoints with a
  5667. length of four, or one watchpoint with a length greater than four.
  5668. These commands are available to XScale based CPUs,
  5669. which are implementations of the ARMv5TE architecture.
  5670. @deffn Command {xscale analyze_trace}
  5671. Displays the contents of the trace buffer.
  5672. @end deffn
  5673. @deffn Command {xscale cache_clean_address} address
  5674. Changes the address used when cleaning the data cache.
  5675. @end deffn
  5676. @deffn Command {xscale cache_info}
  5677. Displays information about the CPU caches.
  5678. @end deffn
  5679. @deffn Command {xscale cp15} regnum [value]
  5680. Display cp15 register @var{regnum};
  5681. else if a @var{value} is provided, that value is written to that register.
  5682. @end deffn
  5683. @deffn Command {xscale debug_handler} target address
  5684. Changes the address used for the specified target's debug handler.
  5685. @end deffn
  5686. @deffn Command {xscale dcache} [@option{enable}|@option{disable}]
  5687. Enables or disable the CPU's data cache.
  5688. @end deffn
  5689. @deffn Command {xscale dump_trace} filename
  5690. Dumps the raw contents of the trace buffer to @file{filename}.
  5691. @end deffn
  5692. @deffn Command {xscale icache} [@option{enable}|@option{disable}]
  5693. Enables or disable the CPU's instruction cache.
  5694. @end deffn
  5695. @deffn Command {xscale mmu} [@option{enable}|@option{disable}]
  5696. Enables or disable the CPU's memory management unit.
  5697. @end deffn
  5698. @deffn Command {xscale trace_buffer} [@option{enable}|@option{disable} [@option{fill} [n] | @option{wrap}]]
  5699. Displays the trace buffer status, after optionally
  5700. enabling or disabling the trace buffer
  5701. and modifying how it is emptied.
  5702. @end deffn
  5703. @deffn Command {xscale trace_image} filename [offset [type]]
  5704. Opens a trace image from @file{filename}, optionally rebasing
  5705. its segment addresses by @var{offset}.
  5706. The image @var{type} may be one of
  5707. @option{bin} (binary), @option{ihex} (Intel hex),
  5708. @option{elf} (ELF file), @option{s19} (Motorola s19),
  5709. @option{mem}, or @option{builder}.
  5710. @end deffn
  5711. @anchor{xscale vector_catch}
  5712. @deffn Command {xscale vector_catch} [mask]
  5713. @cindex vector_catch
  5714. Display a bitmask showing the hardware vectors to catch.
  5715. If the optional parameter is provided, first set the bitmask to that value.
  5716. The mask bits correspond with bit 16..23 in the DCSR:
  5717. @example
  5718. 0x01 Trap Reset
  5719. 0x02 Trap Undefined Instructions
  5720. 0x04 Trap Software Interrupt
  5721. 0x08 Trap Prefetch Abort
  5722. 0x10 Trap Data Abort
  5723. 0x20 reserved
  5724. 0x40 Trap IRQ
  5725. 0x80 Trap FIQ
  5726. @end example
  5727. @end deffn
  5728. @anchor{xscale vector_table}
  5729. @deffn Command {xscale vector_table} [(@option{low}|@option{high}) index value]
  5730. @cindex vector_table
  5731. Set an entry in the mini-IC vector table. There are two tables: one for
  5732. low vectors (at 0x00000000), and one for high vectors (0xFFFF0000), each
  5733. holding the 8 exception vectors. @var{index} can be 1-7, because vector 0
  5734. points to the debug handler entry and can not be overwritten.
  5735. @var{value} holds the 32-bit opcode that is placed in the mini-IC.
  5736. Without arguments, the current settings are displayed.
  5737. @end deffn
  5738. @section ARMv6 Architecture
  5739. @cindex ARMv6
  5740. @subsection ARM11 specific commands
  5741. @cindex ARM11
  5742. @deffn Command {arm11 memwrite burst} [@option{enable}|@option{disable}]
  5743. Displays the value of the memwrite burst-enable flag,
  5744. which is enabled by default.
  5745. If a boolean parameter is provided, first assigns that flag.
  5746. Burst writes are only used for memory writes larger than 1 word.
  5747. They improve performance by assuming that the CPU has read each data
  5748. word over JTAG and completed its write before the next word arrives,
  5749. instead of polling for a status flag to verify that completion.
  5750. This is usually safe, because JTAG runs much slower than the CPU.
  5751. @end deffn
  5752. @deffn Command {arm11 memwrite error_fatal} [@option{enable}|@option{disable}]
  5753. Displays the value of the memwrite error_fatal flag,
  5754. which is enabled by default.
  5755. If a boolean parameter is provided, first assigns that flag.
  5756. When set, certain memory write errors cause earlier transfer termination.
  5757. @end deffn
  5758. @deffn Command {arm11 step_irq_enable} [@option{enable}|@option{disable}]
  5759. Displays the value of the flag controlling whether
  5760. IRQs are enabled during single stepping;
  5761. they are disabled by default.
  5762. If a boolean parameter is provided, first assigns that.
  5763. @end deffn
  5764. @deffn Command {arm11 vcr} [value]
  5765. @cindex vector_catch
  5766. Displays the value of the @emph{Vector Catch Register (VCR)},
  5767. coprocessor 14 register 7.
  5768. If @var{value} is defined, first assigns that.
  5769. Vector Catch hardware provides dedicated breakpoints
  5770. for certain hardware events.
  5771. The specific bit values are core-specific (as in fact is using
  5772. coprocessor 14 register 7 itself) but all current ARM11
  5773. cores @emph{except the ARM1176} use the same six bits.
  5774. @end deffn
  5775. @section ARMv7 Architecture
  5776. @cindex ARMv7
  5777. @subsection ARMv7 Debug Access Port (DAP) specific commands
  5778. @cindex Debug Access Port
  5779. @cindex DAP
  5780. These commands are specific to ARM architecture v7 Debug Access Port (DAP),
  5781. included on Cortex-M3 and Cortex-A8 systems.
  5782. They are available in addition to other core-specific commands that may be available.
  5783. @deffn Command {dap apid} [num]
  5784. Displays ID register from AP @var{num},
  5785. defaulting to the currently selected AP.
  5786. @end deffn
  5787. @deffn Command {dap apsel} [num]
  5788. Select AP @var{num}, defaulting to 0.
  5789. @end deffn
  5790. @deffn Command {dap baseaddr} [num]
  5791. Displays debug base address from MEM-AP @var{num},
  5792. defaulting to the currently selected AP.
  5793. @end deffn
  5794. @deffn Command {dap info} [num]
  5795. Displays the ROM table for MEM-AP @var{num},
  5796. defaulting to the currently selected AP.
  5797. @end deffn
  5798. @deffn Command {dap memaccess} [value]
  5799. Displays the number of extra tck cycles in the JTAG idle to use for MEM-AP
  5800. memory bus access [0-255], giving additional time to respond to reads.
  5801. If @var{value} is defined, first assigns that.
  5802. @end deffn
  5803. @subsection Cortex-M3 specific commands
  5804. @cindex Cortex-M3
  5805. @deffn Command {cortex_m3 maskisr} (@option{auto}|@option{on}|@option{off})
  5806. Control masking (disabling) interrupts during target step/resume.
  5807. The @option{auto} option handles interrupts during stepping a way they get
  5808. served but don't disturb the program flow. The step command first allows
  5809. pending interrupt handlers to execute, then disables interrupts and steps over
  5810. the next instruction where the core was halted. After the step interrupts
  5811. are enabled again. If the interrupt handlers don't complete within 500ms,
  5812. the step command leaves with the core running.
  5813. Note that a free breakpoint is required for the @option{auto} option. If no
  5814. breakpoint is available at the time of the step, then the step is taken
  5815. with interrupts enabled, i.e. the same way the @option{off} option does.
  5816. Default is @option{auto}.
  5817. @end deffn
  5818. @deffn Command {cortex_m3 vector_catch} [@option{all}|@option{none}|list]
  5819. @cindex vector_catch
  5820. Vector Catch hardware provides dedicated breakpoints
  5821. for certain hardware events.
  5822. Parameters request interception of
  5823. @option{all} of these hardware event vectors,
  5824. @option{none} of them,
  5825. or one or more of the following:
  5826. @option{hard_err} for a HardFault exception;
  5827. @option{mm_err} for a MemManage exception;
  5828. @option{bus_err} for a BusFault exception;
  5829. @option{irq_err},
  5830. @option{state_err},
  5831. @option{chk_err}, or
  5832. @option{nocp_err} for various UsageFault exceptions; or
  5833. @option{reset}.
  5834. If NVIC setup code does not enable them,
  5835. MemManage, BusFault, and UsageFault exceptions
  5836. are mapped to HardFault.
  5837. UsageFault checks for
  5838. divide-by-zero and unaligned access
  5839. must also be explicitly enabled.
  5840. This finishes by listing the current vector catch configuration.
  5841. @end deffn
  5842. @deffn Command {cortex_m3 reset_config} (@option{srst}|@option{sysresetreq}|@option{vectreset})
  5843. Control reset handling. The default @option{srst} is to use srst if fitted,
  5844. otherwise fallback to @option{vectreset}.
  5845. @itemize @minus
  5846. @item @option{srst} use hardware srst if fitted otherwise fallback to @option{vectreset}.
  5847. @item @option{sysresetreq} use NVIC SYSRESETREQ to reset system.
  5848. @item @option{vectreset} use NVIC VECTRESET to reset system.
  5849. @end itemize
  5850. Using @option{vectreset} is a safe option for all current Cortex-M3 cores.
  5851. This however has the disadvantage of only resetting the core, all peripherals
  5852. are uneffected. A solution would be to use a @code{reset-init} event handler to manually reset
  5853. the peripherals.
  5854. @xref{Target Events}.
  5855. @end deffn
  5856. @anchor{Software Debug Messages and Tracing}
  5857. @section Software Debug Messages and Tracing
  5858. @cindex Linux-ARM DCC support
  5859. @cindex tracing
  5860. @cindex libdcc
  5861. @cindex DCC
  5862. OpenOCD can process certain requests from target software, when
  5863. the target uses appropriate libraries.
  5864. The most powerful mechanism is semihosting, but there is also
  5865. a lighter weight mechanism using only the DCC channel.
  5866. Currently @command{target_request debugmsgs}
  5867. is supported only for @option{arm7_9} and @option{cortex_m3} cores.
  5868. These messages are received as part of target polling, so
  5869. you need to have @command{poll on} active to receive them.
  5870. They are intrusive in that they will affect program execution
  5871. times. If that is a problem, @pxref{ARM Hardware Tracing}.
  5872. See @file{libdcc} in the contrib dir for more details.
  5873. In addition to sending strings, characters, and
  5874. arrays of various size integers from the target,
  5875. @file{libdcc} also exports a software trace point mechanism.
  5876. The target being debugged may
  5877. issue trace messages which include a 24-bit @dfn{trace point} number.
  5878. Trace point support includes two distinct mechanisms,
  5879. each supported by a command:
  5880. @itemize
  5881. @item @emph{History} ... A circular buffer of trace points
  5882. can be set up, and then displayed at any time.
  5883. This tracks where code has been, which can be invaluable in
  5884. finding out how some fault was triggered.
  5885. The buffer may overflow, since it collects records continuously.
  5886. It may be useful to use some of the 24 bits to represent a
  5887. particular event, and other bits to hold data.
  5888. @item @emph{Counting} ... An array of counters can be set up,
  5889. and then displayed at any time.
  5890. This can help establish code coverage and identify hot spots.
  5891. The array of counters is directly indexed by the trace point
  5892. number, so trace points with higher numbers are not counted.
  5893. @end itemize
  5894. Linux-ARM kernels have a ``Kernel low-level debugging
  5895. via EmbeddedICE DCC channel'' option (CONFIG_DEBUG_ICEDCC,
  5896. depends on CONFIG_DEBUG_LL) which uses this mechanism to
  5897. deliver messages before a serial console can be activated.
  5898. This is not the same format used by @file{libdcc}.
  5899. Other software, such as the U-Boot boot loader, sometimes
  5900. does the same thing.
  5901. @deffn Command {target_request debugmsgs} [@option{enable}|@option{disable}|@option{charmsg}]
  5902. Displays current handling of target DCC message requests.
  5903. These messages may be sent to the debugger while the target is running.
  5904. The optional @option{enable} and @option{charmsg} parameters
  5905. both enable the messages, while @option{disable} disables them.
  5906. With @option{charmsg} the DCC words each contain one character,
  5907. as used by Linux with CONFIG_DEBUG_ICEDCC;
  5908. otherwise the libdcc format is used.
  5909. @end deffn
  5910. @deffn Command {trace history} [@option{clear}|count]
  5911. With no parameter, displays all the trace points that have triggered
  5912. in the order they triggered.
  5913. With the parameter @option{clear}, erases all current trace history records.
  5914. With a @var{count} parameter, allocates space for that many
  5915. history records.
  5916. @end deffn
  5917. @deffn Command {trace point} [@option{clear}|identifier]
  5918. With no parameter, displays all trace point identifiers and how many times
  5919. they have been triggered.
  5920. With the parameter @option{clear}, erases all current trace point counters.
  5921. With a numeric @var{identifier} parameter, creates a new a trace point counter
  5922. and associates it with that identifier.
  5923. @emph{Important:} The identifier and the trace point number
  5924. are not related except by this command.
  5925. These trace point numbers always start at zero (from server startup,
  5926. or after @command{trace point clear}) and count up from there.
  5927. @end deffn
  5928. @node JTAG Commands
  5929. @chapter JTAG Commands
  5930. @cindex JTAG Commands
  5931. Most general purpose JTAG commands have been presented earlier.
  5932. (@xref{JTAG Speed}, @ref{Reset Configuration}, and @ref{TAP Declaration}.)
  5933. Lower level JTAG commands, as presented here,
  5934. may be needed to work with targets which require special
  5935. attention during operations such as reset or initialization.
  5936. To use these commands you will need to understand some
  5937. of the basics of JTAG, including:
  5938. @itemize @bullet
  5939. @item A JTAG scan chain consists of a sequence of individual TAP
  5940. devices such as a CPUs.
  5941. @item Control operations involve moving each TAP through the same
  5942. standard state machine (in parallel)
  5943. using their shared TMS and clock signals.
  5944. @item Data transfer involves shifting data through the chain of
  5945. instruction or data registers of each TAP, writing new register values
  5946. while the reading previous ones.
  5947. @item Data register sizes are a function of the instruction active in
  5948. a given TAP, while instruction register sizes are fixed for each TAP.
  5949. All TAPs support a BYPASS instruction with a single bit data register.
  5950. @item The way OpenOCD differentiates between TAP devices is by
  5951. shifting different instructions into (and out of) their instruction
  5952. registers.
  5953. @end itemize
  5954. @section Low Level JTAG Commands
  5955. These commands are used by developers who need to access
  5956. JTAG instruction or data registers, possibly controlling
  5957. the order of TAP state transitions.
  5958. If you're not debugging OpenOCD internals, or bringing up a
  5959. new JTAG adapter or a new type of TAP device (like a CPU or
  5960. JTAG router), you probably won't need to use these commands.
  5961. In a debug session that doesn't use JTAG for its transport protocol,
  5962. these commands are not available.
  5963. @deffn Command {drscan} tap [numbits value]+ [@option{-endstate} tap_state]
  5964. Loads the data register of @var{tap} with a series of bit fields
  5965. that specify the entire register.
  5966. Each field is @var{numbits} bits long with
  5967. a numeric @var{value} (hexadecimal encouraged).
  5968. The return value holds the original value of each
  5969. of those fields.
  5970. For example, a 38 bit number might be specified as one
  5971. field of 32 bits then one of 6 bits.
  5972. @emph{For portability, never pass fields which are more
  5973. than 32 bits long. Many OpenOCD implementations do not
  5974. support 64-bit (or larger) integer values.}
  5975. All TAPs other than @var{tap} must be in BYPASS mode.
  5976. The single bit in their data registers does not matter.
  5977. When @var{tap_state} is specified, the JTAG state machine is left
  5978. in that state.
  5979. For example @sc{drpause} might be specified, so that more
  5980. instructions can be issued before re-entering the @sc{run/idle} state.
  5981. If the end state is not specified, the @sc{run/idle} state is entered.
  5982. @quotation Warning
  5983. OpenOCD does not record information about data register lengths,
  5984. so @emph{it is important that you get the bit field lengths right}.
  5985. Remember that different JTAG instructions refer to different
  5986. data registers, which may have different lengths.
  5987. Moreover, those lengths may not be fixed;
  5988. the SCAN_N instruction can change the length of
  5989. the register accessed by the INTEST instruction
  5990. (by connecting a different scan chain).
  5991. @end quotation
  5992. @end deffn
  5993. @deffn Command {flush_count}
  5994. Returns the number of times the JTAG queue has been flushed.
  5995. This may be used for performance tuning.
  5996. For example, flushing a queue over USB involves a
  5997. minimum latency, often several milliseconds, which does
  5998. not change with the amount of data which is written.
  5999. You may be able to identify performance problems by finding
  6000. tasks which waste bandwidth by flushing small transfers too often,
  6001. instead of batching them into larger operations.
  6002. @end deffn
  6003. @deffn Command {irscan} [tap instruction]+ [@option{-endstate} tap_state]
  6004. For each @var{tap} listed, loads the instruction register
  6005. with its associated numeric @var{instruction}.
  6006. (The number of bits in that instruction may be displayed
  6007. using the @command{scan_chain} command.)
  6008. For other TAPs, a BYPASS instruction is loaded.
  6009. When @var{tap_state} is specified, the JTAG state machine is left
  6010. in that state.
  6011. For example @sc{irpause} might be specified, so the data register
  6012. can be loaded before re-entering the @sc{run/idle} state.
  6013. If the end state is not specified, the @sc{run/idle} state is entered.
  6014. @quotation Note
  6015. OpenOCD currently supports only a single field for instruction
  6016. register values, unlike data register values.
  6017. For TAPs where the instruction register length is more than 32 bits,
  6018. portable scripts currently must issue only BYPASS instructions.
  6019. @end quotation
  6020. @end deffn
  6021. @deffn Command {jtag_reset} trst srst
  6022. Set values of reset signals.
  6023. The @var{trst} and @var{srst} parameter values may be
  6024. @option{0}, indicating that reset is inactive (pulled or driven high),
  6025. or @option{1}, indicating it is active (pulled or driven low).
  6026. The @command{reset_config} command should already have been used
  6027. to configure how the board and JTAG adapter treat these two
  6028. signals, and to say if either signal is even present.
  6029. @xref{Reset Configuration}.
  6030. Note that TRST is specially handled.
  6031. It actually signifies JTAG's @sc{reset} state.
  6032. So if the board doesn't support the optional TRST signal,
  6033. or it doesn't support it along with the specified SRST value,
  6034. JTAG reset is triggered with TMS and TCK signals
  6035. instead of the TRST signal.
  6036. And no matter how that JTAG reset is triggered, once
  6037. the scan chain enters @sc{reset} with TRST inactive,
  6038. TAP @code{post-reset} events are delivered to all TAPs
  6039. with handlers for that event.
  6040. @end deffn
  6041. @deffn Command {pathmove} start_state [next_state ...]
  6042. Start by moving to @var{start_state}, which
  6043. must be one of the @emph{stable} states.
  6044. Unless it is the only state given, this will often be the
  6045. current state, so that no TCK transitions are needed.
  6046. Then, in a series of single state transitions
  6047. (conforming to the JTAG state machine) shift to
  6048. each @var{next_state} in sequence, one per TCK cycle.
  6049. The final state must also be stable.
  6050. @end deffn
  6051. @deffn Command {runtest} @var{num_cycles}
  6052. Move to the @sc{run/idle} state, and execute at least
  6053. @var{num_cycles} of the JTAG clock (TCK).
  6054. Instructions often need some time
  6055. to execute before they take effect.
  6056. @end deffn
  6057. @c tms_sequence (short|long)
  6058. @c ... temporary, debug-only, other than USBprog bug workaround...
  6059. @deffn Command {verify_ircapture} (@option{enable}|@option{disable})
  6060. Verify values captured during @sc{ircapture} and returned
  6061. during IR scans. Default is enabled, but this can be
  6062. overridden by @command{verify_jtag}.
  6063. This flag is ignored when validating JTAG chain configuration.
  6064. @end deffn
  6065. @deffn Command {verify_jtag} (@option{enable}|@option{disable})
  6066. Enables verification of DR and IR scans, to help detect
  6067. programming errors. For IR scans, @command{verify_ircapture}
  6068. must also be enabled.
  6069. Default is enabled.
  6070. @end deffn
  6071. @section TAP state names
  6072. @cindex TAP state names
  6073. The @var{tap_state} names used by OpenOCD in the @command{drscan},
  6074. @command{irscan}, and @command{pathmove} commands are the same
  6075. as those used in SVF boundary scan documents, except that
  6076. SVF uses @sc{idle} instead of @sc{run/idle}.
  6077. @itemize @bullet
  6078. @item @b{RESET} ... @emph{stable} (with TMS high);
  6079. acts as if TRST were pulsed
  6080. @item @b{RUN/IDLE} ... @emph{stable}; don't assume this always means IDLE
  6081. @item @b{DRSELECT}
  6082. @item @b{DRCAPTURE}
  6083. @item @b{DRSHIFT} ... @emph{stable}; TDI/TDO shifting
  6084. through the data register
  6085. @item @b{DREXIT1}
  6086. @item @b{DRPAUSE} ... @emph{stable}; data register ready
  6087. for update or more shifting
  6088. @item @b{DREXIT2}
  6089. @item @b{DRUPDATE}
  6090. @item @b{IRSELECT}
  6091. @item @b{IRCAPTURE}
  6092. @item @b{IRSHIFT} ... @emph{stable}; TDI/TDO shifting
  6093. through the instruction register
  6094. @item @b{IREXIT1}
  6095. @item @b{IRPAUSE} ... @emph{stable}; instruction register ready
  6096. for update or more shifting
  6097. @item @b{IREXIT2}
  6098. @item @b{IRUPDATE}
  6099. @end itemize
  6100. Note that only six of those states are fully ``stable'' in the
  6101. face of TMS fixed (low except for @sc{reset})
  6102. and a free-running JTAG clock. For all the
  6103. others, the next TCK transition changes to a new state.
  6104. @itemize @bullet
  6105. @item From @sc{drshift} and @sc{irshift}, clock transitions will
  6106. produce side effects by changing register contents. The values
  6107. to be latched in upcoming @sc{drupdate} or @sc{irupdate} states
  6108. may not be as expected.
  6109. @item @sc{run/idle}, @sc{drpause}, and @sc{irpause} are reasonable
  6110. choices after @command{drscan} or @command{irscan} commands,
  6111. since they are free of JTAG side effects.
  6112. @item @sc{run/idle} may have side effects that appear at non-JTAG
  6113. levels, such as advancing the ARM9E-S instruction pipeline.
  6114. Consult the documentation for the TAP(s) you are working with.
  6115. @end itemize
  6116. @node Boundary Scan Commands
  6117. @chapter Boundary Scan Commands
  6118. One of the original purposes of JTAG was to support
  6119. boundary scan based hardware testing.
  6120. Although its primary focus is to support On-Chip Debugging,
  6121. OpenOCD also includes some boundary scan commands.
  6122. @section SVF: Serial Vector Format
  6123. @cindex Serial Vector Format
  6124. @cindex SVF
  6125. The Serial Vector Format, better known as @dfn{SVF}, is a
  6126. way to represent JTAG test patterns in text files.
  6127. In a debug session using JTAG for its transport protocol,
  6128. OpenOCD supports running such test files.
  6129. @deffn Command {svf} filename [@option{quiet}]
  6130. This issues a JTAG reset (Test-Logic-Reset) and then
  6131. runs the SVF script from @file{filename}.
  6132. Unless the @option{quiet} option is specified,
  6133. each command is logged before it is executed.
  6134. @end deffn
  6135. @section XSVF: Xilinx Serial Vector Format
  6136. @cindex Xilinx Serial Vector Format
  6137. @cindex XSVF
  6138. The Xilinx Serial Vector Format, better known as @dfn{XSVF}, is a
  6139. binary representation of SVF which is optimized for use with
  6140. Xilinx devices.
  6141. In a debug session using JTAG for its transport protocol,
  6142. OpenOCD supports running such test files.
  6143. @quotation Important
  6144. Not all XSVF commands are supported.
  6145. @end quotation
  6146. @deffn Command {xsvf} (tapname|@option{plain}) filename [@option{virt2}] [@option{quiet}]
  6147. This issues a JTAG reset (Test-Logic-Reset) and then
  6148. runs the XSVF script from @file{filename}.
  6149. When a @var{tapname} is specified, the commands are directed at
  6150. that TAP.
  6151. When @option{virt2} is specified, the @sc{xruntest} command counts
  6152. are interpreted as TCK cycles instead of microseconds.
  6153. Unless the @option{quiet} option is specified,
  6154. messages are logged for comments and some retries.
  6155. @end deffn
  6156. The OpenOCD sources also include two utility scripts
  6157. for working with XSVF; they are not currently installed
  6158. after building the software.
  6159. You may find them useful:
  6160. @itemize
  6161. @item @emph{svf2xsvf} ... converts SVF files into the extended XSVF
  6162. syntax understood by the @command{xsvf} command; see notes below.
  6163. @item @emph{xsvfdump} ... converts XSVF files into a text output format;
  6164. understands the OpenOCD extensions.
  6165. @end itemize
  6166. The input format accepts a handful of non-standard extensions.
  6167. These include three opcodes corresponding to SVF extensions
  6168. from Lattice Semiconductor (LCOUNT, LDELAY, LDSR), and
  6169. two opcodes supporting a more accurate translation of SVF
  6171. If @emph{xsvfdump} shows a file is using those opcodes, it
  6172. probably will not be usable with other XSVF tools.
  6173. @node TFTP
  6174. @chapter TFTP
  6175. @cindex TFTP
  6176. If OpenOCD runs on an embedded host(as ZY1000 does), then TFTP can
  6177. be used to access files on PCs (either the developer's PC or some other PC).
  6178. The way this works on the ZY1000 is to prefix a filename by
  6179. "/tftp/ip/" and append the TFTP path on the TFTP
  6180. server (tftpd). For example,
  6181. @example
  6182. load_image /tftp/\temp\abc.elf
  6183. @end example
  6184. will load c:\temp\abc.elf from the developer pc ( into memory as
  6185. if the file was hosted on the embedded host.
  6186. In order to achieve decent performance, you must choose a TFTP server
  6187. that supports a packet size bigger than the default packet size (512 bytes). There
  6188. are numerous TFTP servers out there (free and commercial) and you will have to do
  6189. a bit of googling to find something that fits your requirements.
  6190. @node GDB and OpenOCD
  6191. @chapter GDB and OpenOCD
  6192. @cindex GDB
  6193. OpenOCD complies with the remote gdbserver protocol, and as such can be used
  6194. to debug remote targets.
  6195. Setting up GDB to work with OpenOCD can involve several components:
  6196. @itemize
  6197. @item The OpenOCD server support for GDB may need to be configured.
  6198. @xref{GDB Configuration}.
  6199. @item GDB's support for OpenOCD may need configuration,
  6200. as shown in this chapter.
  6201. @item If you have a GUI environment like Eclipse,
  6202. that also will probably need to be configured.
  6203. @end itemize
  6204. Of course, the version of GDB you use will need to be one which has
  6205. been built to know about the target CPU you're using. It's probably
  6206. part of the tool chain you're using. For example, if you are doing
  6207. cross-development for ARM on an x86 PC, instead of using the native
  6208. x86 @command{gdb} command you might use @command{arm-none-eabi-gdb}
  6209. if that's the tool chain used to compile your code.
  6210. @anchor{Connecting to GDB}
  6211. @section Connecting to GDB
  6212. @cindex Connecting to GDB
  6213. Use GDB 6.7 or newer with OpenOCD if you run into trouble. For
  6214. instance GDB 6.3 has a known bug that produces bogus memory access
  6215. errors, which has since been fixed; see
  6216. @url{}
  6217. OpenOCD can communicate with GDB in two ways:
  6218. @enumerate
  6219. @item
  6220. A socket (TCP/IP) connection is typically started as follows:
  6221. @example
  6222. target remote localhost:3333
  6223. @end example
  6224. This would cause GDB to connect to the gdbserver on the local pc using port 3333.
  6225. @item
  6226. A pipe connection is typically started as follows:
  6227. @example
  6228. target remote | openocd -c "gdb_port pipe; log_output openocd.log"
  6229. @end example
  6230. This would cause GDB to run OpenOCD and communicate using pipes (stdin/stdout).
  6231. Using this method has the advantage of GDB starting/stopping OpenOCD for the debug
  6232. session. log_output sends the log output to a file to ensure that the pipe is
  6233. not saturated when using higher debug level outputs.
  6234. @end enumerate
  6235. To list the available OpenOCD commands type @command{monitor help} on the
  6236. GDB command line.
  6237. @section Sample GDB session startup
  6238. With the remote protocol, GDB sessions start a little differently
  6239. than they do when you're debugging locally.
  6240. Here's an examples showing how to start a debug session with a
  6241. small ARM program.
  6242. In this case the program was linked to be loaded into SRAM on a Cortex-M3.
  6243. Most programs would be written into flash (address 0) and run from there.
  6244. @example
  6245. $ arm-none-eabi-gdb example.elf
  6246. (gdb) target remote localhost:3333
  6247. Remote debugging using localhost:3333
  6248. ...
  6249. (gdb) monitor reset halt
  6250. ...
  6251. (gdb) load
  6252. Loading section .vectors, size 0x100 lma 0x20000000
  6253. Loading section .text, size 0x5a0 lma 0x20000100
  6254. Loading section .data, size 0x18 lma 0x200006a0
  6255. Start address 0x2000061c, load size 1720
  6256. Transfer rate: 22 KB/sec, 573 bytes/write.
  6257. (gdb) continue
  6258. Continuing.
  6259. ...
  6260. @end example
  6261. You could then interrupt the GDB session to make the program break,
  6262. type @command{where} to show the stack, @command{list} to show the
  6263. code around the program counter, @command{step} through code,
  6264. set breakpoints or watchpoints, and so on.
  6265. @section Configuring GDB for OpenOCD
  6266. OpenOCD supports the gdb @option{qSupported} packet, this enables information
  6267. to be sent by the GDB remote server (i.e. OpenOCD) to GDB. Typical information includes
  6268. packet size and the device's memory map.
  6269. You do not need to configure the packet size by hand,
  6270. and the relevant parts of the memory map should be automatically
  6271. set up when you declare (NOR) flash banks.
  6272. However, there are other things which GDB can't currently query.
  6273. You may need to set those up by hand.
  6274. As OpenOCD starts up, you will often see a line reporting
  6275. something like:
  6276. @example
  6277. Info : lm3s.cpu: hardware has 6 breakpoints, 4 watchpoints
  6278. @end example
  6279. You can pass that information to GDB with these commands:
  6280. @example
  6281. set remote hardware-breakpoint-limit 6
  6282. set remote hardware-watchpoint-limit 4
  6283. @end example
  6284. With that particular hardware (Cortex-M3) the hardware breakpoints
  6285. only work for code running from flash memory. Most other ARM systems
  6286. do not have such restrictions.
  6287. Another example of useful GDB configuration came from a user who
  6288. found that single stepping his Cortex-M3 didn't work well with IRQs
  6289. and an RTOS until he told GDB to disable the IRQs while stepping:
  6290. @example
  6291. define hook-step
  6292. mon cortex_m3 maskisr on
  6293. end
  6294. define hookpost-step
  6295. mon cortex_m3 maskisr off
  6296. end
  6297. @end example
  6298. Rather than typing such commands interactively, you may prefer to
  6299. save them in a file and have GDB execute them as it starts, perhaps
  6300. using a @file{.gdbinit} in your project directory or starting GDB
  6301. using @command{gdb -x filename}.
  6302. @section Programming using GDB
  6303. @cindex Programming using GDB
  6304. By default the target memory map is sent to GDB. This can be disabled by
  6305. the following OpenOCD configuration option:
  6306. @example
  6307. gdb_memory_map disable
  6308. @end example
  6309. For this to function correctly a valid flash configuration must also be set
  6310. in OpenOCD. For faster performance you should also configure a valid
  6311. working area.
  6312. Informing GDB of the memory map of the target will enable GDB to protect any
  6313. flash areas of the target and use hardware breakpoints by default. This means
  6314. that the OpenOCD option @command{gdb_breakpoint_override} is not required when
  6315. using a memory map. @xref{gdb_breakpoint_override}.
  6316. To view the configured memory map in GDB, use the GDB command @option{info mem}
  6317. All other unassigned addresses within GDB are treated as RAM.
  6318. GDB 6.8 and higher set any memory area not in the memory map as inaccessible.
  6319. This can be changed to the old behaviour by using the following GDB command
  6320. @example
  6321. set mem inaccessible-by-default off
  6322. @end example
  6323. If @command{gdb_flash_program enable} is also used, GDB will be able to
  6324. program any flash memory using the vFlash interface.
  6325. GDB will look at the target memory map when a load command is given, if any
  6326. areas to be programmed lie within the target flash area the vFlash packets
  6327. will be used.
  6328. If the target needs configuring before GDB programming, an event
  6329. script can be executed:
  6330. @example
  6331. $_TARGETNAME configure -event EVENTNAME BODY
  6332. @end example
  6333. To verify any flash programming the GDB command @option{compare-sections}
  6334. can be used.
  6335. @anchor{Using openocd SMP with GDB}
  6336. @section Using openocd SMP with GDB
  6337. @cindex SMP
  6338. For SMP support following GDB serial protocol packet have been defined :
  6339. @itemize @bullet
  6340. @item j - smp status request
  6341. @item J - smp set request
  6342. @end itemize
  6343. OpenOCD implements :
  6344. @itemize @bullet
  6345. @item @option{jc} packet for reading core id displayed by
  6346. GDB connection. Reply is @option{XXXXXXXX} (8 hex digits giving core id) or
  6347. @option{E01} for target not smp.
  6348. @item @option{JcXXXXXXXX} (8 hex digits) packet for setting core id displayed at next GDB continue
  6349. (core id -1 is reserved for returning to normal resume mode). Reply @option{E01}
  6350. for target not smp or @option{OK} on success.
  6351. @end itemize
  6352. Handling of this packet within GDB can be done :
  6353. @itemize @bullet
  6354. @item by the creation of an internal variable (i.e @option{_core}) by mean
  6355. of function allocate_computed_value allowing following GDB command.
  6356. @example
  6357. set $_core 1
  6358. #Jc01 packet is sent
  6359. print $_core
  6360. #jc packet is sent and result is affected in $
  6361. @end example
  6362. @item by the usage of GDB maintenance command as described in following example (2
  6363. cpus in SMP with core id 0 and 1 @pxref{Define CPU targets working in SMP}).
  6364. @example
  6365. # toggle0 : force display of coreid 0
  6366. define toggle0
  6367. maint packet Jc0
  6368. continue
  6369. main packet Jc-1
  6370. end
  6371. # toggle1 : force display of coreid 1
  6372. define toggle1
  6373. maint packet Jc1
  6374. continue
  6375. main packet Jc-1
  6376. end
  6377. @end example
  6378. @end itemize
  6379. @node Tcl Scripting API
  6380. @chapter Tcl Scripting API
  6381. @cindex Tcl Scripting API
  6382. @cindex Tcl scripts
  6383. @section API rules
  6384. The commands are stateless. E.g. the telnet command line has a concept
  6385. of currently active target, the Tcl API proc's take this sort of state
  6386. information as an argument to each proc.
  6387. There are three main types of return values: single value, name value
  6388. pair list and lists.
  6389. Name value pair. The proc 'foo' below returns a name/value pair
  6390. list.
  6391. @verbatim
  6392. > set foo(me) Duane
  6393. > set foo(you) Oyvind
  6394. > set foo(mouse) Micky
  6395. > set foo(duck) Donald
  6396. If one does this:
  6397. > set foo
  6398. The result is:
  6399. me Duane you Oyvind mouse Micky duck Donald
  6400. Thus, to get the names of the associative array is easy:
  6401. foreach { name value } [set foo] {
  6402. puts "Name: $name, Value: $value"
  6403. }
  6404. @end verbatim
  6405. Lists returned must be relatively small. Otherwise a range
  6406. should be passed in to the proc in question.
  6407. @section Internal low-level Commands
  6408. By low-level, the intent is a human would not directly use these commands.
  6409. Low-level commands are (should be) prefixed with "ocd_", e.g.
  6410. @command{ocd_flash_banks}
  6411. is the low level API upon which @command{flash banks} is implemented.
  6412. @itemize @bullet
  6413. @item @b{mem2array} <@var{varname}> <@var{width}> <@var{addr}> <@var{nelems}>
  6414. Read memory and return as a Tcl array for script processing
  6415. @item @b{array2mem} <@var{varname}> <@var{width}> <@var{addr}> <@var{nelems}>
  6416. Convert a Tcl array to memory locations and write the values
  6417. @item @b{ocd_flash_banks} <@var{driver}> <@var{base}> <@var{size}> <@var{chip_width}> <@var{bus_width}> <@var{target}> [@option{driver options} ...]
  6418. Return information about the flash banks
  6419. @end itemize
  6420. OpenOCD commands can consist of two words, e.g. "flash banks". The
  6421. @file{startup.tcl} "unknown" proc will translate this into a Tcl proc
  6422. called "flash_banks".
  6423. @section OpenOCD specific Global Variables
  6424. Real Tcl has ::tcl_platform(), and platform::identify, and many other
  6425. variables. JimTCL, as implemented in OpenOCD creates $ocd_HOSTOS which
  6426. holds one of the following values:
  6427. @itemize @bullet
  6428. @item @b{cygwin} Running under Cygwin
  6429. @item @b{darwin} Darwin (Mac-OS) is the underlying operating sytem.
  6430. @item @b{freebsd} Running under FreeBSD
  6431. @item @b{linux} Linux is the underlying operating sytem
  6432. @item @b{mingw32} Running under MingW32
  6433. @item @b{winxx} Built using Microsoft Visual Studio
  6434. @item @b{other} Unknown, none of the above.
  6435. @end itemize
  6436. Note: 'winxx' was choosen because today (March-2009) no distinction is made between Win32 and Win64.
  6437. @quotation Note
  6438. We should add support for a variable like Tcl variable
  6439. @code{tcl_platform(platform)}, it should be called
  6440. @code{jim_platform} (because it
  6441. is jim, not real tcl).
  6442. @end quotation
  6443. @node FAQ
  6444. @chapter FAQ
  6445. @cindex faq
  6446. @enumerate
  6447. @anchor{FAQ RTCK}
  6448. @item @b{RTCK, also known as: Adaptive Clocking - What is it?}
  6449. @cindex RTCK
  6450. @cindex adaptive clocking
  6451. @*
  6452. In digital circuit design it is often refered to as ``clock
  6453. synchronisation'' the JTAG interface uses one clock (TCK or TCLK)
  6454. operating at some speed, your CPU target is operating at another.
  6455. The two clocks are not synchronised, they are ``asynchronous''
  6456. In order for the two to work together they must be synchronised
  6457. well enough to work; JTAG can't go ten times faster than the CPU,
  6458. for example. There are 2 basic options:
  6459. @enumerate
  6460. @item
  6461. Use a special "adaptive clocking" circuit to change the JTAG
  6462. clock rate to match what the CPU currently supports.
  6463. @item
  6464. The JTAG clock must be fixed at some speed that's enough slower than
  6465. the CPU clock that all TMS and TDI transitions can be detected.
  6466. @end enumerate
  6467. @b{Does this really matter?} For some chips and some situations, this
  6468. is a non-issue, like a 500MHz ARM926 with a 5 MHz JTAG link;
  6469. the CPU has no difficulty keeping up with JTAG.
  6470. Startup sequences are often problematic though, as are other
  6471. situations where the CPU clock rate changes (perhaps to save
  6472. power).
  6473. For example, Atmel AT91SAM chips start operation from reset with
  6474. a 32kHz system clock. Boot firmware may activate the main oscillator
  6475. and PLL before switching to a faster clock (perhaps that 500 MHz
  6476. ARM926 scenario).
  6477. If you're using JTAG to debug that startup sequence, you must slow
  6478. the JTAG clock to sometimes 1 to 4kHz. After startup completes,
  6479. JTAG can use a faster clock.
  6480. Consider also debugging a 500MHz ARM926 hand held battery powered
  6481. device that enters a low power ``deep sleep'' mode, at 32kHz CPU
  6482. clock, between keystrokes unless it has work to do. When would
  6483. that 5 MHz JTAG clock be usable?
  6484. @b{Solution #1 - A special circuit}
  6485. In order to make use of this,
  6486. your CPU, board, and JTAG adapter must all support the RTCK
  6487. feature. Not all of them support this; keep reading!
  6488. The RTCK ("Return TCK") signal in some ARM chips is used to help with
  6489. this problem. ARM has a good description of the problem described at
  6490. this link: @url{} [checked
  6491. 28/nov/2008]. Link title: ``How does the JTAG synchronisation logic
  6492. work? / how does adaptive clocking work?''.
  6493. The nice thing about adaptive clocking is that ``battery powered hand
  6494. held device example'' - the adaptiveness works perfectly all the
  6495. time. One can set a break point or halt the system in the deep power
  6496. down code, slow step out until the system speeds up.
  6497. Note that adaptive clocking may also need to work at the board level,
  6498. when a board-level scan chain has multiple chips.
  6499. Parallel clock voting schemes are good way to implement this,
  6500. both within and between chips, and can easily be implemented
  6501. with a CPLD.
  6502. It's not difficult to have logic fan a module's input TCK signal out
  6503. to each TAP in the scan chain, and then wait until each TAP's RTCK comes
  6504. back with the right polarity before changing the output RTCK signal.
  6505. Texas Instruments makes some clock voting logic available
  6506. for free (with no support) in VHDL form; see
  6507. @url{}
  6508. @b{Solution #2 - Always works - but may be slower}
  6509. Often this is a perfectly acceptable solution.
  6510. In most simple terms: Often the JTAG clock must be 1/10 to 1/12 of
  6511. the target clock speed. But what that ``magic division'' is varies
  6512. depending on the chips on your board.
  6513. @b{ARM rule of thumb} Most ARM based systems require an 6:1 division;
  6514. ARM11 cores use an 8:1 division.
  6515. @b{Xilinx rule of thumb} is 1/12 the clock speed.
  6516. Note: most full speed FT2232 based JTAG adapters are limited to a
  6517. maximum of 6MHz. The ones using USB high speed chips (FT2232H)
  6518. often support faster clock rates (and adaptive clocking).
  6519. You can still debug the 'low power' situations - you just need to
  6520. either use a fixed and very slow JTAG clock rate ... or else
  6521. manually adjust the clock speed at every step. (Adjusting is painful
  6522. and tedious, and is not always practical.)
  6523. It is however easy to ``code your way around it'' - i.e.: Cheat a little,
  6524. have a special debug mode in your application that does a ``high power
  6525. sleep''. If you are careful - 98% of your problems can be debugged
  6526. this way.
  6527. Note that on ARM you may need to avoid using the @emph{wait for interrupt}
  6528. operation in your idle loops even if you don't otherwise change the CPU
  6529. clock rate.
  6530. That operation gates the CPU clock, and thus the JTAG clock; which
  6531. prevents JTAG access. One consequence is not being able to @command{halt}
  6532. cores which are executing that @emph{wait for interrupt} operation.
  6533. To set the JTAG frequency use the command:
  6534. @example
  6535. # Example: 1.234MHz
  6536. adapter_khz 1234
  6537. @end example
  6538. @item @b{Win32 Pathnames} Why don't backslashes work in Windows paths?
  6539. OpenOCD uses Tcl and a backslash is an escape char. Use @{ and @}
  6540. around Windows filenames.
  6541. @example
  6542. > echo \a
  6543. > echo @{\a@}
  6544. \a
  6545. > echo "\a"
  6546. >
  6547. @end example
  6548. @item @b{Missing: cygwin1.dll} OpenOCD complains about a missing cygwin1.dll.
  6549. Make sure you have Cygwin installed, or at least a version of OpenOCD that
  6550. claims to come with all the necessary DLLs. When using Cygwin, try launching
  6551. OpenOCD from the Cygwin shell.
  6552. @item @b{Breakpoint Issue} I'm trying to set a breakpoint using GDB (or a frontend like Insight or
  6553. Eclipse), but OpenOCD complains that "Info: arm7_9_common.c:213
  6554. arm7_9_add_breakpoint(): sw breakpoint requested, but software breakpoints not enabled".
  6555. GDB issues software breakpoints when a normal breakpoint is requested, or to implement
  6556. source-line single-stepping. On ARMv4T systems, like ARM7TDMI, ARM720T or ARM920T,
  6557. software breakpoints consume one of the two available hardware breakpoints.
  6558. @item @b{LPC2000 Flash} When erasing or writing LPC2000 on-chip flash, the operation fails at random.
  6559. Make sure the core frequency specified in the @option{flash lpc2000} line matches the
  6560. clock at the time you're programming the flash. If you've specified the crystal's
  6561. frequency, make sure the PLL is disabled. If you've specified the full core speed
  6562. (e.g. 60MHz), make sure the PLL is enabled.
  6563. @item @b{Amontec Chameleon} When debugging using an Amontec Chameleon in its JTAG Accelerator configuration,
  6564. I keep getting "Error: amt_jtagaccel.c:184 amt_wait_scan_busy(): amt_jtagaccel timed
  6565. out while waiting for end of scan, rtck was disabled".
  6566. Make sure your PC's parallel port operates in EPP mode. You might have to try several
  6567. settings in your PC BIOS (ECP, EPP, and different versions of those).
  6568. @item @b{Data Aborts} When debugging with OpenOCD and GDB (plain GDB, Insight, or Eclipse),
  6569. I get lots of "Error: arm7_9_common.c:1771 arm7_9_read_memory():
  6570. memory read caused data abort".
  6571. The errors are non-fatal, and are the result of GDB trying to trace stack frames
  6572. beyond the last valid frame. It might be possible to prevent this by setting up
  6573. a proper "initial" stack frame, if you happen to know what exactly has to
  6574. be done, feel free to add this here.
  6575. @b{Simple:} In your startup code - push 8 registers of zeros onto the
  6576. stack before calling main(). What GDB is doing is ``climbing'' the run
  6577. time stack by reading various values on the stack using the standard
  6578. call frame for the target. GDB keeps going - until one of 2 things
  6579. happen @b{#1} an invalid frame is found, or @b{#2} some huge number of
  6580. stackframes have been processed. By pushing zeros on the stack, GDB
  6581. gracefully stops.
  6582. @b{Debugging Interrupt Service Routines} - In your ISR before you call
  6583. your C code, do the same - artifically push some zeros onto the stack,
  6584. remember to pop them off when the ISR is done.
  6585. @b{Also note:} If you have a multi-threaded operating system, they
  6586. often do not @b{in the intrest of saving memory} waste these few
  6587. bytes. Painful...
  6588. @item @b{JTAG Reset Config} I get the following message in the OpenOCD console (or log file):
  6589. "Warning: arm7_9_common.c:679 arm7_9_assert_reset(): srst resets test logic, too".
  6590. This warning doesn't indicate any serious problem, as long as you don't want to
  6591. debug your core right out of reset. Your .cfg file specified @option{jtag_reset
  6592. trst_and_srst srst_pulls_trst} to tell OpenOCD that either your board,
  6593. your debugger or your target uC (e.g. LPC2000) can't assert the two reset signals
  6594. independently. With this setup, it's not possible to halt the core right out of
  6595. reset, everything else should work fine.
  6596. @item @b{USB Power} When using OpenOCD in conjunction with Amontec JTAGkey and the Yagarto
  6597. toolchain (Eclipse, arm-elf-gcc, arm-elf-gdb), the debugging seems to be
  6598. unstable. When single-stepping over large blocks of code, GDB and OpenOCD
  6599. quit with an error message. Is there a stability issue with OpenOCD?
  6600. No, this is not a stability issue concerning OpenOCD. Most users have solved
  6601. this issue by simply using a self-powered USB hub, which they connect their
  6602. Amontec JTAGkey to. Apparently, some computers do not provide a USB power
  6603. supply stable enough for the Amontec JTAGkey to be operated.
  6604. @b{Laptops running on battery have this problem too...}
  6605. @item @b{USB Power} When using the Amontec JTAGkey, sometimes OpenOCD crashes with the
  6606. following error messages: "Error: ft2232.c:201 ft2232_read(): FT_Read returned:
  6607. 4" and "Error: ft2232.c:365 ft2232_send_and_recv(): couldn't read from FT2232".
  6608. What does that mean and what might be the reason for this?
  6609. First of all, the reason might be the USB power supply. Try using a self-powered
  6610. hub instead of a direct connection to your computer. Secondly, the error code 4
  6611. corresponds to an FT_IO_ERROR, which means that the driver for the FTDI USB
  6612. chip ran into some sort of error - this points us to a USB problem.
  6613. @item @b{GDB Disconnects} When using the Amontec JTAGkey, sometimes OpenOCD crashes with the following
  6614. error message: "Error: gdb_server.c:101 gdb_get_char(): read: 10054".
  6615. What does that mean and what might be the reason for this?
  6616. Error code 10054 corresponds to WSAECONNRESET, which means that the debugger (GDB)
  6617. has closed the connection to OpenOCD. This might be a GDB issue.
  6618. @item @b{LPC2000 Flash} In the configuration file in the section where flash device configurations
  6619. are described, there is a parameter for specifying the clock frequency
  6620. for LPC2000 internal flash devices (e.g. @option{flash bank $_FLASHNAME lpc2000
  6621. 0x0 0x40000 0 0 $_TARGETNAME lpc2000_v1 14746 calc_checksum}), which must be
  6622. specified in kilohertz. However, I do have a quartz crystal of a
  6623. frequency that contains fractions of kilohertz (e.g. 14,745,600 Hz,
  6624. i.e. 14,745.600 kHz). Is it possible to specify real numbers for the
  6625. clock frequency?
  6626. No. The clock frequency specified here must be given as an integral number.
  6627. However, this clock frequency is used by the In-Application-Programming (IAP)
  6628. routines of the LPC2000 family only, which seems to be very tolerant concerning
  6629. the given clock frequency, so a slight difference between the specified clock
  6630. frequency and the actual clock frequency will not cause any trouble.
  6631. @item @b{Command Order} Do I have to keep a specific order for the commands in the configuration file?
  6632. Well, yes and no. Commands can be given in arbitrary order, yet the
  6633. devices listed for the JTAG scan chain must be given in the right
  6634. order (jtag newdevice), with the device closest to the TDO-Pin being
  6635. listed first. In general, whenever objects of the same type exist
  6636. which require an index number, then these objects must be given in the
  6637. right order (jtag newtap, targets and flash banks - a target
  6638. references a jtag newtap and a flash bank references a target).
  6639. You can use the ``scan_chain'' command to verify and display the tap order.
  6640. Also, some commands can't execute until after @command{init} has been
  6641. processed. Such commands include @command{nand probe} and everything
  6642. else that needs to write to controller registers, perhaps for setting
  6643. up DRAM and loading it with code.
  6644. @anchor{FAQ TAP Order}
  6645. @item @b{JTAG TAP Order} Do I have to declare the TAPS in some
  6646. particular order?
  6647. Yes; whenever you have more than one, you must declare them in
  6648. the same order used by the hardware.
  6649. Many newer devices have multiple JTAG TAPs. For example: ST
  6650. Microsystems STM32 chips have two TAPs, a ``boundary scan TAP'' and
  6651. ``Cortex-M3'' TAP. Example: The STM32 reference manual, Document ID:
  6652. RM0008, Section 26.5, Figure 259, page 651/681, the ``TDI'' pin is
  6653. connected to the boundary scan TAP, which then connects to the
  6654. Cortex-M3 TAP, which then connects to the TDO pin.
  6655. Thus, the proper order for the STM32 chip is: (1) The Cortex-M3, then
  6656. (2) The boundary scan TAP. If your board includes an additional JTAG
  6657. chip in the scan chain (for example a Xilinx CPLD or FPGA) you could
  6658. place it before or after the STM32 chip in the chain. For example:
  6659. @itemize @bullet
  6660. @item OpenOCD_TDI(output) -> STM32 TDI Pin (BS Input)
  6661. @item STM32 BS TDO (output) -> STM32 Cortex-M3 TDI (input)
  6662. @item STM32 Cortex-M3 TDO (output) -> SM32 TDO Pin
  6663. @item STM32 TDO Pin (output) -> Xilinx TDI Pin (input)
  6664. @item Xilinx TDO Pin -> OpenOCD TDO (input)
  6665. @end itemize
  6666. The ``jtag device'' commands would thus be in the order shown below. Note:
  6667. @itemize @bullet
  6668. @item jtag newtap Xilinx tap -irlen ...
  6669. @item jtag newtap stm32 cpu -irlen ...
  6670. @item jtag newtap stm32 bs -irlen ...
  6671. @item # Create the debug target and say where it is
  6672. @item target create stm32.cpu -chain-position stm32.cpu ...
  6673. @end itemize
  6674. @item @b{SYSCOMP} Sometimes my debugging session terminates with an error. When I look into the
  6675. log file, I can see these error messages: Error: arm7_9_common.c:561
  6676. arm7_9_execute_sys_speed(): timeout waiting for SYSCOMP
  6677. TODO.
  6678. @end enumerate
  6679. @node Tcl Crash Course
  6680. @chapter Tcl Crash Course
  6681. @cindex Tcl
  6682. Not everyone knows Tcl - this is not intended to be a replacement for
  6683. learning Tcl, the intent of this chapter is to give you some idea of
  6684. how the Tcl scripts work.
  6685. This chapter is written with two audiences in mind. (1) OpenOCD users
  6686. who need to understand a bit more of how Jim-Tcl works so they can do
  6687. something useful, and (2) those that want to add a new command to
  6688. OpenOCD.
  6689. @section Tcl Rule #1
  6690. There is a famous joke, it goes like this:
  6691. @enumerate
  6692. @item Rule #1: The wife is always correct
  6693. @item Rule #2: If you think otherwise, See Rule #1
  6694. @end enumerate
  6695. The Tcl equal is this:
  6696. @enumerate
  6697. @item Rule #1: Everything is a string
  6698. @item Rule #2: If you think otherwise, See Rule #1
  6699. @end enumerate
  6700. As in the famous joke, the consequences of Rule #1 are profound. Once
  6701. you understand Rule #1, you will understand Tcl.
  6702. @section Tcl Rule #1b
  6703. There is a second pair of rules.
  6704. @enumerate
  6705. @item Rule #1: Control flow does not exist. Only commands
  6706. @* For example: the classic FOR loop or IF statement is not a control
  6707. flow item, they are commands, there is no such thing as control flow
  6708. in Tcl.
  6709. @item Rule #2: If you think otherwise, See Rule #1
  6710. @* Actually what happens is this: There are commands that by
  6711. convention, act like control flow key words in other languages. One of
  6712. those commands is the word ``for'', another command is ``if''.
  6713. @end enumerate
  6714. @section Per Rule #1 - All Results are strings
  6715. Every Tcl command results in a string. The word ``result'' is used
  6716. deliberatly. No result is just an empty string. Remember: @i{Rule #1 -
  6717. Everything is a string}
  6718. @section Tcl Quoting Operators
  6719. In life of a Tcl script, there are two important periods of time, the
  6720. difference is subtle.
  6721. @enumerate
  6722. @item Parse Time
  6723. @item Evaluation Time
  6724. @end enumerate
  6725. The two key items here are how ``quoted things'' work in Tcl. Tcl has
  6726. three primary quoting constructs, the [square-brackets] the
  6727. @{curly-braces@} and ``double-quotes''
  6728. By now you should know $VARIABLES always start with a $DOLLAR
  6729. sign. BTW: To set a variable, you actually use the command ``set'', as
  6730. in ``set VARNAME VALUE'' much like the ancient BASIC langauge ``let x
  6731. = 1'' statement, but without the equal sign.
  6732. @itemize @bullet
  6733. @item @b{[square-brackets]}
  6734. @* @b{[square-brackets]} are command substitutions. It operates much
  6735. like Unix Shell `back-ticks`. The result of a [square-bracket]
  6736. operation is exactly 1 string. @i{Remember Rule #1 - Everything is a
  6737. string}. These two statements are roughly identical:
  6738. @example
  6739. # bash example
  6740. X=`date`
  6741. echo "The Date is: $X"
  6742. # Tcl example
  6743. set X [date]
  6744. puts "The Date is: $X"
  6745. @end example
  6746. @item @b{``double-quoted-things''}
  6747. @* @b{``double-quoted-things''} are just simply quoted
  6748. text. $VARIABLES and [square-brackets] are expanded in place - the
  6749. result however is exactly 1 string. @i{Remember Rule #1 - Everything
  6750. is a string}
  6751. @example
  6752. set x "Dinner"
  6753. puts "It is now \"[date]\", $x is in 1 hour"
  6754. @end example
  6755. @item @b{@{Curly-Braces@}}
  6756. @*@b{@{Curly-Braces@}} are magic: $VARIABLES and [square-brackets] are
  6757. parsed, but are NOT expanded or executed. @{Curly-Braces@} are like
  6758. 'single-quote' operators in BASH shell scripts, with the added
  6759. feature: @{curly-braces@} can be nested, single quotes can not. @{@{@{this is
  6760. nested 3 times@}@}@} NOTE: [date] is a bad example;
  6761. at this writing, Jim/OpenOCD does not have a date command.
  6762. @end itemize
  6763. @section Consequences of Rule 1/2/3/4
  6764. The consequences of Rule 1 are profound.
  6765. @subsection Tokenisation & Execution.
  6766. Of course, whitespace, blank lines and #comment lines are handled in
  6767. the normal way.
  6768. As a script is parsed, each (multi) line in the script file is
  6769. tokenised and according to the quoting rules. After tokenisation, that
  6770. line is immedatly executed.
  6771. Multi line statements end with one or more ``still-open''
  6772. @{curly-braces@} which - eventually - closes a few lines later.
  6773. @subsection Command Execution
  6774. Remember earlier: There are no ``control flow''
  6775. statements in Tcl. Instead there are COMMANDS that simply act like
  6776. control flow operators.
  6777. Commands are executed like this:
  6778. @enumerate
  6779. @item Parse the next line into (argc) and (argv[]).
  6780. @item Look up (argv[0]) in a table and call its function.
  6781. @item Repeat until End Of File.
  6782. @end enumerate
  6783. It sort of works like this:
  6784. @example
  6785. for(;;)@{
  6786. ReadAndParse( &argc, &argv );
  6787. cmdPtr = LookupCommand( argv[0] );
  6788. (*cmdPtr->Execute)( argc, argv );
  6789. @}
  6790. @end example
  6791. When the command ``proc'' is parsed (which creates a procedure
  6792. function) it gets 3 parameters on the command line. @b{1} the name of
  6793. the proc (function), @b{2} the list of parameters, and @b{3} the body
  6794. of the function. Not the choice of words: LIST and BODY. The PROC
  6795. command stores these items in a table somewhere so it can be found by
  6796. ``LookupCommand()''
  6797. @subsection The FOR command
  6798. The most interesting command to look at is the FOR command. In Tcl,
  6799. the FOR command is normally implemented in C. Remember, FOR is a
  6800. command just like any other command.
  6801. When the ascii text containing the FOR command is parsed, the parser
  6802. produces 5 parameter strings, @i{(If in doubt: Refer to Rule #1)} they
  6803. are:
  6804. @enumerate 0
  6805. @item The ascii text 'for'
  6806. @item The start text
  6807. @item The test expression
  6808. @item The next text
  6809. @item The body text
  6810. @end enumerate
  6811. Sort of reminds you of ``main( int argc, char **argv )'' does it not?
  6812. Remember @i{Rule #1 - Everything is a string.} The key point is this:
  6813. Often many of those parameters are in @{curly-braces@} - thus the
  6814. variables inside are not expanded or replaced until later.
  6815. Remember that every Tcl command looks like the classic ``main( argc,
  6816. argv )'' function in C. In JimTCL - they actually look like this:
  6817. @example
  6818. int
  6819. MyCommand( Jim_Interp *interp,
  6820. int *argc,
  6821. Jim_Obj * const *argvs );
  6822. @end example
  6823. Real Tcl is nearly identical. Although the newer versions have
  6824. introduced a byte-code parser and intepreter, but at the core, it
  6825. still operates in the same basic way.
  6826. @subsection FOR command implementation
  6827. To understand Tcl it is perhaps most helpful to see the FOR
  6828. command. Remember, it is a COMMAND not a control flow structure.
  6829. In Tcl there are two underlying C helper functions.
  6830. Remember Rule #1 - You are a string.
  6831. The @b{first} helper parses and executes commands found in an ascii
  6832. string. Commands can be seperated by semicolons, or newlines. While
  6833. parsing, variables are expanded via the quoting rules.
  6834. The @b{second} helper evaluates an ascii string as a numerical
  6835. expression and returns a value.
  6836. Here is an example of how the @b{FOR} command could be
  6837. implemented. The pseudo code below does not show error handling.
  6838. @example
  6839. void Execute_AsciiString( void *interp, const char *string );
  6840. int Evaluate_AsciiExpression( void *interp, const char *string );
  6841. int
  6842. MyForCommand( void *interp,
  6843. int argc,
  6844. char **argv )
  6845. @{
  6846. if( argc != 5 )@{
  6847. SetResult( interp, "WRONG number of parameters");
  6848. return ERROR;
  6849. @}
  6850. // argv[0] = the ascii string just like C
  6851. // Execute the start statement.
  6852. Execute_AsciiString( interp, argv[1] );
  6853. // Top of loop test
  6854. for(;;)@{
  6855. i = Evaluate_AsciiExpression(interp, argv[2]);
  6856. if( i == 0 )
  6857. break;
  6858. // Execute the body
  6859. Execute_AsciiString( interp, argv[3] );
  6860. // Execute the LOOP part
  6861. Execute_AsciiString( interp, argv[4] );
  6862. @}
  6863. // Return no error
  6864. SetResult( interp, "" );
  6865. return SUCCESS;
  6866. @}
  6867. @end example
  6868. Every other command IF, WHILE, FORMAT, PUTS, EXPR, everything works
  6869. in the same basic way.
  6870. @section OpenOCD Tcl Usage
  6871. @subsection source and find commands
  6872. @b{Where:} In many configuration files
  6873. @* Example: @b{ source [find FILENAME] }
  6874. @*Remember the parsing rules
  6875. @enumerate
  6876. @item The @command{find} command is in square brackets,
  6877. and is executed with the parameter FILENAME. It should find and return
  6878. the full path to a file with that name; it uses an internal search path.
  6879. The RESULT is a string, which is substituted into the command line in
  6880. place of the bracketed @command{find} command.
  6881. (Don't try to use a FILENAME which includes the "#" character.
  6882. That character begins Tcl comments.)
  6883. @item The @command{source} command is executed with the resulting filename;
  6884. it reads a file and executes as a script.
  6885. @end enumerate
  6886. @subsection format command
  6887. @b{Where:} Generally occurs in numerous places.
  6888. @* Tcl has no command like @b{printf()}, instead it has @b{format}, which is really more like
  6889. @b{sprintf()}.
  6890. @b{Example}
  6891. @example
  6892. set x 6
  6893. set y 7
  6894. puts [format "The answer: %d" [expr $x * $y]]
  6895. @end example
  6896. @enumerate
  6897. @item The SET command creates 2 variables, X and Y.
  6898. @item The double [nested] EXPR command performs math
  6899. @* The EXPR command produces numerical result as a string.
  6900. @* Refer to Rule #1
  6901. @item The format command is executed, producing a single string
  6902. @* Refer to Rule #1.
  6903. @item The PUTS command outputs the text.
  6904. @end enumerate
  6905. @subsection Body or Inlined Text
  6906. @b{Where:} Various TARGET scripts.
  6907. @example
  6908. #1 Good
  6909. proc someproc @{@} @{
  6910. ... multiple lines of stuff ...
  6911. @}
  6912. $_TARGETNAME configure -event FOO someproc
  6913. #2 Good - no variables
  6914. $_TARGETNAME confgure -event foo "this ; that;"
  6915. #3 Good Curly Braces
  6916. $_TARGETNAME configure -event FOO @{
  6917. puts "Time: [date]"
  6918. @}
  6920. $_TARGETNAME configure -event foo "puts \"Time: [date]\""
  6921. @end example
  6922. @enumerate
  6923. @item The $_TARGETNAME is an OpenOCD variable convention.
  6924. @*@b{$_TARGETNAME} represents the last target created, the value changes
  6925. each time a new target is created. Remember the parsing rules. When
  6926. the ascii text is parsed, the @b{$_TARGETNAME} becomes a simple string,
  6927. the name of the target which happens to be a TARGET (object)
  6928. command.
  6929. @item The 2nd parameter to the @option{-event} parameter is a TCBODY
  6930. @*There are 4 examples:
  6931. @enumerate
  6932. @item The TCLBODY is a simple string that happens to be a proc name
  6933. @item The TCLBODY is several simple commands seperated by semicolons
  6934. @item The TCLBODY is a multi-line @{curly-brace@} quoted string
  6935. @item The TCLBODY is a string with variables that get expanded.
  6936. @end enumerate
  6937. In the end, when the target event FOO occurs the TCLBODY is
  6938. evaluated. Method @b{#1} and @b{#2} are functionally identical. For
  6939. Method @b{#3} and @b{#4} it is more interesting. What is the TCLBODY?
  6940. Remember the parsing rules. In case #3, @{curly-braces@} mean the
  6941. $VARS and [square-brackets] are expanded later, when the EVENT occurs,
  6942. and the text is evaluated. In case #4, they are replaced before the
  6943. ``Target Object Command'' is executed. This occurs at the same time
  6944. $_TARGETNAME is replaced. In case #4 the date will never
  6945. change. @{BTW: [date] is a bad example; at this writing,
  6946. Jim/OpenOCD does not have a date command@}
  6947. @end enumerate
  6948. @subsection Global Variables
  6949. @b{Where:} You might discover this when writing your own procs @* In
  6950. simple terms: Inside a PROC, if you need to access a global variable
  6951. you must say so. See also ``upvar''. Example:
  6952. @example
  6953. proc myproc @{ @} @{
  6954. set y 0 #Local variable Y
  6955. global x #Global variable X
  6956. puts [format "X=%d, Y=%d" $x $y]
  6957. @}
  6958. @end example
  6959. @section Other Tcl Hacks
  6960. @b{Dynamic variable creation}
  6961. @example
  6962. # Dynamically create a bunch of variables.
  6963. for @{ set x 0 @} @{ $x < 32 @} @{ set x [expr $x + 1]@} @{
  6964. # Create var name
  6965. set vn [format "BIT%d" $x]
  6966. # Make it a global
  6967. global $vn
  6968. # Set it.
  6969. set $vn [expr (1 << $x)]
  6970. @}
  6971. @end example
  6972. @b{Dynamic proc/command creation}
  6973. @example
  6974. # One "X" function - 5 uart functions.
  6975. foreach who @{A B C D E@}
  6976. proc [format "show_uart%c" $who] @{ @} "show_UARTx $who"
  6977. @}
  6978. @end example
  6979. @include fdl.texi
  6980. @node OpenOCD Concept Index
  6981. @comment DO NOT use the plain word ``Index'', reason: CYGWIN filename
  6982. @comment case issue with ``Index.html'' and ``index.html''
  6983. @comment Occurs when creating ``--html --no-split'' output
  6984. @comment This fix is based on:
  6985. @unnumbered OpenOCD Concept Index
  6986. @printindex cp
  6987. @node Command and Driver Index
  6988. @unnumbered Command and Driver Index
  6989. @printindex fn
  6990. @bye