You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 
 
 
 

84 lines
3.3 KiB

  1. ## Chip:
  2. set CHIPNAME at91sam9260
  3. set CPUTAPID 0x0792603f
  4. set ENDIAN little
  5. source [find target/at91sam9260.cfg]
  6. $_TARGETNAME configure -event reset-init {at91sam_init}
  7. proc at91sam_init { } {
  8. # at reset chip runs at 32 kHz => 1/8 * 32 kHz = 4 kHz
  9. jtag_rclk 4
  10. # Enable user reset and disable watchdog
  11. mww 0xfffffd08 0xa5000501 # RSTC_MR : enable user reset
  12. mww 0xfffffd44 0x00008000 # WDT_MR : disable watchdog
  13. # Oscillator setup
  14. mww 0xfffffc20 0x00004001 # CKGR_MOR : enable the main oscillator (18.432 MHz)
  15. sleep 20 # wait 20 ms
  16. mww 0xfffffc30 0x00000001 # PMC_MCKR : switch to main oscillator
  17. sleep 10 # wait 10 ms
  18. # now we are running at 18.432 MHz kHz => 1/8 * 18.432 MHz = 2.304 MHz
  19. jtag_rclk 2000
  20. mww 0xfffffc28 0x2060bf09 # CKGR_PLLAR: Set PLLA Register for 198,656MHz
  21. sleep 20 # wait 20 ms
  22. mww 0xfffffc2c 0x207c3f0c # CKGR_PLLBR: Set PLLB Register for USB usage (USB_CLK = 48 MHz)
  23. sleep 10 # wait 10 ms
  24. mww 0xfffffc30 0x00000101 # PMC_MCKR : Select prescaler
  25. sleep 10 # wait 10 ms
  26. mww 0xfffffc30 0x00000102 # PMC_MCKR : Clock from PLLA is selected
  27. sleep 10 # wait 10 ms
  28. # now we are running at 198.656 MHz kHz => full speed jtag
  29. jtag_rclk 30000
  30. arm7_9 dcc_downloads enable # Enable faster DCC downloads
  31. # Configure PIO Controller for SDRAM data-lines D16-D31
  32. # PC16-PC31 = Peripheral A: D16-D32
  33. mww 0xfffff844 0xffff0000 # Interrupt Disable
  34. mww 0xfffff854 0xffff0000 # Multi-Drive Disable
  35. mww 0xfffff860 0xffff0000 # Pull-Up Disable
  36. mww 0xfffff870 0xffff0000 # PIO_ASR : Select peripheral A function for D15..D31
  37. mww 0xfffff804 0xffff0000 # PIO_PDR : Disable PIO function for D15..D31 (Peripheral function enable)
  38. mww 0xfffffc10 0x00000010 # Enable PIO-C Clock in PMC (PID=4)
  39. # SD-Ram setup
  40. mww 0xffffef1c 0x2 # EBI_CSA : Assign EBI Chip Select 1 to SDRAM
  41. mww 0xffffea08 0x85227259 # SDRAMC_CR : Configure SDRAM (IS42S32160A: 4M Words x 32 Bits x 4 Banks (512-Mbit))
  42. mww 0xffffea00 0x1 # SDRAMC_MR : issue a NOP command
  43. mww 0x20000000 0
  44. mww 0xffffea00 0x2 # SDRAMC_MR : issue an 'All Banks Precharge' command
  45. mww 0x20000000 0
  46. mww 0xffffea00 0x4 # SDRAMC_MR : issue an 'Auto-Refresh' command (1st)
  47. mww 0x20000000 0
  48. mww 0xffffea00 0x4 # SDRAMC_MR : issue an 'Auto-Refresh' command (2nd)
  49. mww 0x20000000 0
  50. mww 0xffffea00 0x4 # SDRAMC_MR : issue an 'Auto-Refresh' command (3th)
  51. mww 0x20000000 0
  52. mww 0xffffea00 0x4 # SDRAMC_MR : issue an 'Auto-Refresh' command (4th)
  53. mww 0x20000000 0
  54. mww 0xffffea00 0x4 # SDRAMC_MR : issue an 'Auto-Refresh' command (5th)
  55. mww 0x20000000 0
  56. mww 0xffffea00 0x4 # SDRAMC_MR : issue an 'Auto-Refresh' command (6th)
  57. mww 0x20000000 0
  58. mww 0xffffea00 0x4 # SDRAMC_MR : issue an 'Auto-Refresh' command (7th)
  59. mww 0x20000000 0
  60. mww 0xffffea00 0x4 # SDRAMC_MR : issue an 'Auto-Refresh' command (8th)
  61. mww 0x20000000 0
  62. mww 0xffffea00 0x3 # SDRAMC_MR : issue a 'Load Mode Register' command
  63. mww 0x20000000 0
  64. mww 0xffffea00 0x0 # SDRAMC_MR : Normal Mode
  65. mww 0x20000000 0
  66. mww 0xFFFFEA04 0x30d # SDRAM Refresh Time Register
  67. # datasheet: 8k refresh cycles / 64 ms
  68. # MCLK / (8*1024 / 64e-3) = 100e6 / 128000 = 781 = 0x30d
  69. }